

## FEATURES

- 16-bit resolution**
- $\pm 1$  LSB DNL monotonic**
- $\pm 1$  LSB INL**
- 2 mA full-scale current  $\pm 20\%$ , with  $V_{REF} = 10$  V**
- 0.5  $\mu$ s settling time**
- 2-quadrant reference multiplying 6.9 MHz bandwidth**
- Zero or midscale power-up reset**
- Zero or midscale dynamic reset**
- 3-wire interface**
- 23-pad bare die package**

## APPLICATIONS

- Automatic test equipment**
- Instrumentation**
- Digitally controlled calibration**
- Industrial control programmable logic controllers (PLCs)**
- Programmable attenuator**

## GENERAL DESCRIPTION

The AD5545-KGD is a 16-bit, current output, digital-to-analog converter (DAC) designed to operate from a 4.5 V to 5.5 V supply range.

An external reference is needed to establish the full-scale output current. An internal feedback resistor ( $R_{FB}$ ) enhances the resistance and temperature tracking when combined with an external op amp to complete the current to voltage (I to V) conversion.

A serial data interface offers high speed, 3-wire microcontroller compatible inputs using serial data input (SDI), clock (CLK), and chip select ( $\overline{CS}$ ). The LDAC function allows simultaneous update operation. The internal reset logic allows power-on reset and dynamic reset at either zero or midscale, depending on the state of the MSB pin.

The AD5545-KGD is packaged in a 23-pad bare die package and can be operated from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

Known Good Die (KGD): these die are fully guaranteed to data sheet specifications.

Additional application and technical information can be found in the [AD5545](#) data sheet.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

20630-001

Rev. 0

### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**TABLE OF CONTENTS**

Features .....	1	Absolute Maximum Ratings .....	5
Applications.....	1	ESD Caution.....	5
General Description .....	1	Pin Configuration and Function Descriptions.....	6
Functional Block Diagram .....	1	Outline Dimensions .....	8
Revision History .....	2	Die Specifications and Assembly Recommendations .....	8
Specifications.....	3	Ordering Guide .....	8
Electrical Characteristics .....	3		

**REVISION HISTORY**

11/2019—Revision 0: Initial Version

## SPECIFICATIONS

### ELECTRICAL CHARACTERISTICS

$V_{DD} = 5\text{ V} \pm 10\%$ ,  $I_{OUTX} = \text{virtual GND}$ ,  $\text{GND} = 0\text{ V}$ , reference voltage ( $V_{REF}$ ) = 10 V,  $T_A = \text{full operating temperature range}$ , unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>STATIC PERFORMANCE<sup>1</sup></b>						
Resolution	N	1 LSB = $V_{REF}/2^{16} = 153\ \mu\text{V}$ when $V_{REF} = 10\text{ V}$ 1 LSB = $V_{REF}/2^{14} = 610\ \mu\text{V}$ when $V_{REF} = 10\text{ V}$			16	Bits
Relative Accuracy	INL				14	Bits
Differential Nonlinearity	DNL	Monotonic			$\pm 1$	LSB
Output Leakage Current	$I_{OUT}$	Data = 0x0000, $T_A = 25^\circ\text{C}$ Data = 0x0000, $T_A = T_A \text{ maximum}$			10	nA
Full-Scale Gain Error	$G_{FSE}$	Data = full scale		$\pm 1$	$\pm 4$	mV
Full-Scale Temperature Coefficient <sup>2</sup>	$TCV_{FS}$			1		ppm/ $^\circ\text{C}$
<b>REFERENCE INPUT</b>						
Reference Voltage Range	$V_{REF}$		-12		+12	V
Input Resistance	$R_{REF}$			5		k $\Omega$
Input Capacitance <sup>2</sup>	$C_{REF}$			5		pF
<b>ANALOG OUTPUT</b>						
Output Current	$I_{OUT}$	2 mA full-scale current $\pm 20\%$ , with $V_{REF} = 10\text{ V}$		2		mA
Output Capacitance <sup>2</sup>	$C_{OUT}$	Code dependent		200		pF
<b>LOGIC INPUTS AND OUTPUT</b>						
Logic Input Low Voltage	$V_{IL}$				0.8	V
Logic Input High Voltage	$V_{IH}$		2.4			V
Input Leakage Current	$I_{IL}$				10	$\mu\text{A}$
Input Capacitance <sup>2</sup>	$C_{IL}$				10	pF
<b>INTERFACE TIMING<sup>2,3</sup></b>						
Clock Input Frequency	$f_{CLK}$	See Figure 2			50	MHz
Clock Width High	$t_{CH}$		10			ns
Clock Width Low	$t_{CL}$		10			ns
$\overline{\text{CS}}$ to Clock Setup	$t_{CSS}$		0			ns
Clock to $\overline{\text{CS}}$ Hold	$t_{CSH}$		10			ns
Data Setup	$t_{DS}$		5			ns
Data Hold	$t_{DH}$		10			ns
LDAC Setup	$t_{LDS}$		5			ns
Hold	$t_{LDH}$		10			ns
LDAC Width	$t_{LDAC}$		10			ns
<b>SUPPLY CHARACTERISTICS</b>						
Power Supply Range	$V_{DD}$		4.5		5.5	V
Positive Supply Current	$I_{DD}$	Logic inputs = 0 V			10	$\mu\text{A}$
Power Dissipation	$P_{DISS}$	Logic inputs = 0 V			0.055	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$			0.006	%/%

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>AC CHARACTERISTICS<sup>4</sup></b>						
Output Voltage Setting Time	$t_s$	To $\pm 0.1\%$ full scale, data = zero scale to full scale to zero scale		0.5		$\mu s$
Reference Multiplying Bandwidth <sup>5</sup>		$V_{REF} = 100$ mV rms, data = full scale, $C_1 = 5.6$ pF		6.9		MHz
DAC Glitch Impulse	Q	$V_{REF} = 0$ V, data = midscale minus 1 to midscale		-2		nV-sec
Feedthrough Error	$V_{OUT}/V_{REF}$	Data = zero scale, $V_{REF} = 100$ mV rms, $f = 1$ kHz, same channel		-81		dB
Digital Feedthrough	Q	$\overline{CS} =$ logic high and $f_{CLK} = 1$ MHz		7		nV-sec
Total Harmonic Distortion	THD	$V_{REF} = 5$ V p-p, data = full scale, $f = 1$ kHz to 10 kHz		-104		dB
Analog Crosstalk	$C_{TA}$	$V_{REFB} = 0$ V, measure DAC B voltage output ( $V_{OUTB}$ ) with $V_{REFA} = 5$ V p-p sine wave, data = full scale, $f = 1$ kHz to 10 kHz		-95		dB
Output Spot Noise Voltage	$e_N$	$f = 1$ kHz, bandwidth = 1 Hz		12		nV/ $\sqrt{Hz}$

<sup>1</sup> All static performance tests (except  $I_{OUT}$ ) are performed in a closed-loop system using an external precision OP1177 I to V converter amplifier. The AD5545-KGD  $R_{FBX}$  pad is tied to the amplifier output. Typical values represent average readings measured at 25°C.

<sup>2</sup> These parameters are guaranteed by design and not subject to production testing.

<sup>3</sup> All input control signals are specified with  $t_R = t_F = 2.5$  ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.

<sup>4</sup> All ac characteristic tests are performed in a closed-loop system using an AD8038 I to V converter amplifier and the AD8065 for the THD specification. (see note on previous page)

<sup>5</sup>  $C_1$  is an optional compensation capacitor. See the AD5545 data sheet for more information.

**Timing Diagram**




Figure 2. 18-Bit Data Word Timing Diagram

205530-002

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
$V_{DD}$ to GND	-0.3 V to +8 V
$V_{REFX}$ to GND	-18 V to +18 V
Logic Inputs to GND	-0.3 V to +8 V
$V_{IOUTx}^1$ to GND	-0.3 V to $V_{DD} + 0.3$ V
Input Current to Any Pin except Supplies	$\pm 50$ mA
Maximum Junction Temperature ( $T_J$ max)	150°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature Soldering	JEDEC industry standard J-STD-020

<sup>1</sup>  $V_{IOUTx}$  is the voltage at the  $I_{OUTx}$  pin.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pad Configuration

Table 3. Pad Function Descriptions

Pad No.	X-Axis (μm)	Y-Axis (μm)	Mnemonic	Description
1	232	1003	R <sub>FB</sub> A	DAC A Feedback Resistor Connection. Establish the voltage output for DAC A by connecting this pin to an external amplifier output.
2	92	1003	R <sub>FB</sub> A	DAC A Feedback Resistor Connection. Establish the voltage output for DAC A by connecting this pin to an external amplifier output.
3	-745	702	V <sub>REF</sub> A	DAC A Reference Voltage Input Terminal. V <sub>REF</sub> A establishes the DAC A full-scale output voltage. This pin can be tied to the V <sub>DD</sub> pin.
4	-745	842	V <sub>REF</sub> A	DAC A Reference Voltage Input Terminal. V <sub>REF</sub> A establishes the DAC A full-scale output voltage. This pin can be tied to the V <sub>DD</sub> pin.
5	-745	257	I <sub>OUT</sub> A	DAC A Current Output.
6	-745	397	I <sub>OUT</sub> A	DAC A Current Output.
7	-745	115	A <sub>GND</sub> A	DAC A Analog Ground.
8	-745	-115	A <sub>GND</sub> B	DAC B Analog Ground.
9	-745	-397	I <sub>OUT</sub> B	DAC B Current Output.
10	-745	-257	I <sub>OUT</sub> B	DAC B Current Output.
11	-745	-702	V <sub>REF</sub> B	DAC B Reference Voltage Input Terminal. V <sub>REF</sub> B establishes DAC B full-scale output voltage. This pin can be tied to the V <sub>DD</sub> pin.
12	-745	-842	V <sub>REF</sub> B	DAC B Reference Voltage Input Terminal. V <sub>REF</sub> B establishes DAC B full-scale output voltage. This pin can be tied to the V <sub>DD</sub> pin.
13	232	-1003	R <sub>FB</sub> B	DAC B Feedback Resistor Connection. Establish the voltage output for DAC B by connecting this pin to an external amplifier output.
14	92	-1003	R <sub>FB</sub> B	DAC B Feedback Resistor Connection. Establish the voltage output for DAC B by connecting this pin to an external amplifier output.
15	513	-1022	SDI	Serial Data Input. Input data loads directly into the shift register.
16	745	-881	$\overline{RS}$	Reset Pin, Active Low Input. Input registers and DAC registers are set to all 0s or midscale. Register data = 0x0000 when MSB = 0. Register data = 0x8000 when MSB = 1.

Pad No.	X-Axis ( $\mu\text{m}$ )	Y-Axis ( $\mu\text{m}$ )	Mnemonic	Description
17	745	-741	$\overline{\text{CS}}$	Chip Select, Active Low Input. $\overline{\text{CS}}$ disables the shift register loading when high. The AD5545-KGD transfers serial register data to the input register when $\overline{\text{CS}}$ or $\overline{\text{LDAC}}$ returns high, which does not affect $\overline{\text{LDAC}}$ operation.
18	745	-46	DGND	Digital Ground Pin.
19	745	-186	DGND	Digital Ground Pin.
20	745	152	$V_{\text{DD}}$	Positive Power Supply Input. The specified range of operation is $5\text{ V} \pm 10\%$ .
21	745	741	MSB	Zero Scale or Midscale Output Setting. MSB sets the output to either 0 or midscale during a reset pulse ( $\overline{\text{RS}}$ ) or at system power-on. The output equals zero scale when $\text{MSB} = 0$ and midscale when $\text{MSB} = 1$ . The MSB pin can also be tied permanently to ground or $V_{\text{DD}}$ .
22	745	881	$\overline{\text{LDAC}}$	Load DAC Register Strobe, Level Sensitive Active Low. $\overline{\text{LDAC}}$ transfers all input register data to DAC registers. $\overline{\text{LDAC}}$ is an asynchronous active low input. See the <a href="#">AD5545</a> data sheet for operation.
23	513	1022	CLK	Clock Input. The positive edge clocks data into the shift register.

## OUTLINE DIMENSIONS




Figure 4. 23-Pad Bare Die [CHIP]  
(C-23-2)  
Dimensions shown in millimeters

05-30-2019-A

## DIE SPECIFICATIONS AND ASSEMBLY RECOMMENDATIONS

Table 4. Die Specifications

Die Specifications Parameter	Value	Unit
Chip Size	1690 × 2280	μm
Scribe Line Width	110 × 160	μm
Die Size	1800 × 2440	μm
Thickness	305	μm
Backside	Backside adhesion/backside bias	Not applicable
Passivation	Polyimide	Not applicable
Thickness	18	μm
Bond Pads (Minimum)	92 × 92	μm
Bond Pad Composition	Aluminum silicon (AlSi) (1.0%), copper (Cu) (0.5%)	Not applicable

Table 5. Assembly Recommendations

Assembly Component	Recommendation
Die Attach	Epoxy dispense
Bonding Method	Thermosonic gold ball bonding
Bonding Sequence	Bond Pad 1 (R <sub>FB</sub> A) first

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD5545-KGD-WP	-40°C to +85°C	23-Pad Bare Die [CHIP], Waffle Pack	C-23-2