



# 12-Bit, Current Output, Complete High Speed D/A Converter

## AD565

### 1.0 SCOPE

This specification documents the detailed requirements for Analog Devices space qualified die including die qualification as described for Class K in MIL-PRF-38534, Appendix C, Table C-II except as modified herein.

The manufacturing flow described in the STANDARD DIE PRODUCTS PROGRAM brochure at <http://www.analog.com/aerospace> is to be considered a part of this specification.

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at [www.analog.com/AD565](http://www.analog.com/AD565)

### 2.0 Part Number. The complete part number(s) of this specification follow:



| Part Number | Description   |
|-------------|---|
| AD565-000C  | 12-Bit, Current Output, Complete High Speed D/A Converter |

### 3.0 Die Information

#### 3.1 Die Dimensions

| Die Size          | Die Thickness mil  | Bond Pad Metalization |
|-------------------|--------------------|-----------------------|
| 119 mil x 146 mil | 19 mil $\pm$ 2 mil | Al/Cu                 |

#### 3.2 Die Picture



ASD0012329

Rev. G

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
 Tel: 781.329.4700 [www.analog.com](http://www.analog.com)  
 Fax: 781.326.8703 © 2011 Analog Devices, Inc. All rights reserved.

**3.3 Absolute Maximum Ratings. 1/**

|   |   |
|---|---|
| $V_{CC}$ to power ground.....                       | 0 to +18V dc  |
| $V_{EE}$ to power ground.....                       | 0 to -18V dc  |
| Voltage on DAC output (pin 9).....                  | -3V dc to +12V dc   |
| Digital inputs (pins 13 to 24) to power ground..... | -1.0V dc to +7.0V dc  |
| Ref in to ref ground.....                           | $\pm 12$ V dc   |
| Bipolar offset to reference ground.....             | $\pm 12$ V dc   |
| 10V span R to reference ground.....                 | $\pm 12$ V dc   |
| 20V span R to reference ground.....                 | $\pm 24$ V dc   |
| Ref out.....  | Indefinite short to power ground<br>momentary short to $V_{CC}$ |
| Power dissipation.....                              | 1000 mW   |
| Storage temperature range.....                      | -65°C to +150°C   |
| Operating temperature range.....                    | -55°C to +125°C   |
| Junction temperature ( $T_J$ ).....                 | +150°C  |

1/ Stresses above the absolute maximum rating may cause permanent damage to the device.  
Extended operation at the maximum levels may degrade performance and affect reliability.

**3.4 Recommended operating conditions.**

|   |                 |
|---|-----------------|
| Positive supply voltage ( $V_{CC}$ )..... | +15V            |
| Negative supply voltage ( $V_{EE}$ )..... | -15V            |
| Operating ambient temperature range.....  | -55°C to +125°C |

**4.0 Die Qualification**

In accordance with class-K version of MIL-PRF-38534, Appendix C, Table C-II, except as modified herein.

- (a) Qual Sample Package – Sidebrazed DIP
- (b) Qual Sample Size and Qual Acceptance Criteria – 10/0
- (c) Pre-screen electrical test over temperature performed post-assembly prior to die qualification.

5.0 **Dice Electrical Characteristics**

| Table I                           |                  |  |              |              |              |
|-----------------------------------|------------------|--|--------------|--------------|--------------|
| Parameter                         | Symbol           | Conditions<br>Note 1   | Limit<br>Min | Limit<br>Max | Units        |
| Relative Accuracy                 | RA               | All bits w/ positive errors on<br>All bits w/ negative errors on |              | ±0.5         | LSB          |
| Differential Nonlinearity         | DNL              | Major transition   |              | ±0.75        | LSB          |
| Gain Error                        | A <sub>E</sub>   | R <sub>REF</sub> = 50• fixed                                     |              | ±0.25        | % of FS      |
| Offset Error                      | V <sub>OS</sub>  |  |              | ±0.05        | % of FS      |
| Bipolar Zero Error<br>Note 2      | B <sub>PZE</sub> | R <sub>BO</sub> = 50• fixed                                      |              | ±0.15        | % of FS      |
| Reference Output Voltage          | V <sub>REF</sub> | Note 3   | 9.90         | 10.10        | V            |
| Output Current                    | I <sub>OUT</sub> | Unipolar (all bits on)   | -1.6         | -2.4         | mA           |
|                                   |                  | Bipolar (all bits on)  | -0.8         | -1.2         |              |
| Power Supply Rejection Ratio      | PSRR             | V <sub>S</sub> = +11.4V to +16.5V dc                             |              | ±10.0        | PPM of FRS/% |
|                                   |                  | V <sub>S</sub> = -11.4V to -16.5V dc                             |              | ±25.0        |              |
| Power Supply Current<br>Note 4, 5 | I <sub>CC</sub>  |  |              | +5.0         | mA           |
|                                   | I <sub>EE</sub>  |  |              | -18.0        |              |
| Power Dissipation                 | P <sub>D</sub>   |  |              | 345.0        | mW           |
| Digital Input High Voltage        | V <sub>IH</sub>  |  | 2.0          | 5.5          | V            |
| Digital Input Low Voltage         | V <sub>IL</sub>  |  |              | 0.8          | V            |
| Digital Input High Current        | I <sub>IH</sub>  | V <sub>IH</sub> = 5.5V   |              | 300.0        | μA           |
| Digital Input Low Current         | I <sub>IL</sub>  | V <sub>IL</sub> = 0V   |              | 100.0        | μA           |

## Table I Notes:

1. V<sub>CC</sub> = +15V, V<sub>EE</sub> = -15V, V<sub>IH</sub> = 2.0V, V<sub>IL</sub> = 0.8V, T<sub>A</sub> = 25°C.
2. MSB on, all other bits off.
3. The reference output is loaded with 0.5mA reference input current, 1.0mA bipolar offset current, and 1.5mA additional current.
4. Guaranteed for +11.4 ≤ V<sub>CC</sub> ≤ +16.5V.
5. Guaranteed for -11.4 ≤ V<sub>EE</sub> ≤ -16.5V.

5.1 **Electrical Characteristics for Qual Samples**

| Table II  |                    |  |                |              |              |              |
|---|--------------------|--|----------------|--------------|--------------|--------------|
| Parameter   | Symbol             | Conditions<br>Note 1   | Sub-<br>groups | Limit<br>Min | Limit<br>Max | Units        |
| Relative Accuracy                                       | RA                 | All bits w/ positive errors on<br>All bits w/ negative errors on | 1              |              | ±0.5         | LSB          |
|   |                    |  | 2, 3           |              | ±0.75        |              |
| Differential Nonlinearity                               | DNL                | Major transition   | 1              |              | ±0.75        | LSB          |
|   |                    |  | 2, 3           |              | ±1.0         |              |
| Gain Error  | A <sub>E</sub>     | R <sub>REF</sub> = 50• fixed                                     | 1              |              | ±0.25        | % of FS      |
| Gain Error Temperature Coefficient                      | TCA <sub>E</sub>   |  | 2, 3           |              | ±30.0        | ppm of FS/°C |
| Offset Error  | V <sub>OS</sub>    |  | 1              |              | ±0.05        | % of FS      |
| Offset Error Temperature Coefficient                    | TCV <sub>OS</sub>  |  | 2, 3           |              | ±2.0         | ppm of FS/°C |
| Bipolar Zero Error<br>Note 2                            | B <sub>PZE</sub>   | R <sub>BO</sub> = 50• fixed                                      | 1              |              | ±0.15        | % of FS      |
| Bipolar Zero Error Temperature<br>Coefficient<br>Note 2 | TCB <sub>PZE</sub> |  | 2, 3           |              | ±10.0        | ppm of FS/°C |
| Reference Output Voltage<br>Note 3                      | V <sub>REF</sub>   |  | 1, 2, 3        | 9.90         | 10.10        | V            |
| Reference Output Current<br>Note 4                      | I <sub>REF</sub>   |  | 1              | 1.5          |              | mA           |
| Output Current  | I <sub>OUT</sub>   | Unipolar (all bits on)   | 1              | -1.6         | -2.4         | mA           |
|   |                    | Bipolar (all bits on)  |                | -0.8         | -1.2         |              |
| Power Supply Rejection Ratio                            | PSRR               | V <sub>S</sub> = +11.4V to +16.5V dc                             | 1              |              | ±10.0        | PPM of FRS/% |
|   |                    | V <sub>S</sub> = -11.4V to -16.5V dc                             |                |              | ±25.0        |              |
| Power Supply Current<br>Note 4, 5                       | I <sub>CC</sub>    |  | 1              |              | +5.0         | mA           |
|   | I <sub>EE</sub>    |  |                |              | -18.0        |              |
| Power Dissipation                                       | P <sub>D</sub>     |  | 1              |              | 345.0        | mW           |
| Digital Input High Voltage                              | V <sub>IH</sub>    |  | 1              | 2.0          | 5.5          | V            |
| Digital Input Low Voltage                               | V <sub>IL</sub>    |  | 1              |              | 0.8          | V            |
| Digital Input High Current                              | I <sub>IH</sub>    | V <sub>IH</sub> = 5.5V   | 1              |              | 300.0        | μA           |
| Digital Input Low Current                               | I <sub>IL</sub>    | V <sub>IL</sub> = 0V   | 1              |              | 100.0        | μA           |

## Table II Notes:

1. V<sub>CC</sub> = +15V, V<sub>EE</sub> = -15V, V<sub>IH</sub> = 2.0V, V<sub>IL</sub> = 0.8V.
2. MSB on, all other bits off.
3. In subgroup 1, the reference output is loaded with 0.5mA reference input current, 1.0mA bipolar offset current, and 1.5mA additional current. In subgroup 2 and 3, only the 0.5mA reference input current is applied. The reference must be buffered to supply external loads at elevated temperatures.
4. Guaranteed for +11.4 ≤ V<sub>CC</sub> ≤ +16.5V.
5. Guaranteed for -11.4 ≤ V<sub>EE</sub> ≤ -16.5V.

## 6.0 Delta Parameter Table

| Table III          |                  |            |                    |       |                      |        |                 |         |
|--------------------|------------------|------------|--------------------|-------|----------------------|--------|-----------------|---------|
| Parameter          | Symbol           | Sub-groups | Post Burn In Limit |       | Post Life Test Limit |        | Life Test Delta | Units   |
|                    |                  |            | Min                | Max   | Min                  | Max    |                 |         |
| Gain Error         | A <sub>E</sub>   | 1          |                    | ±0.25 |                      | ±0.30  | ±0.05           | % of FS |
| Bipolar Zero Error | B <sub>PZE</sub> | 1          |                    | ±0.15 |                      | ±0.225 | ±0.075          | % of FS |

## 7.0 Life Test/Burn-In Information

- 7.1 HTRB is not applicable for this drawing.
- 7.2 Burn-in is per MIL-STD-883 Method 1015 test condition B or C.
- 7.3 Steady state life test is per MIL-STD-883 Method 1005.

| <b>Rev</b> | <b>Description of Change</b>  | <b>Date</b>   |
|------------|---|---------------|
| A          | Initiate  | June 26, 2001 |
| B          | Update web address. Fix footer  | Jan. 25, 2002 |
| C          | Update web address.   | Aug. 5, 2003  |
| D          | Update header/footer & add to 1.0 Scope description.                            | Feb. 26, 2008 |
| E          | Add Absolute Maximum Ratings table in section 3.3                               | April 2, 2008 |
| F          | Updated Section 4.0c note to indicated pre-screen temp testing being performed. | June 6, 2009  |
| G          | Updated Fonts and Sizes to ADI standard, enlarged die picture pad numbering     | 22-Sept-2011  |
|            |   |               |
|            |   |               |