



# Precision Instrumentation Amplifier

## AD620

### 1.1 Scope.

This specification covers the detail requirements for a high accuracy, resistor programmable, precision monolithic instrumentation amplifier. The AD620 requires only a single external resistor for gain selection.

### 1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD620S(Q)/883B

### 1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X) Package	Description
Q	Q-8 8-Pin Ceramic DIP Package

### 1.3 Absolute Maximum Ratings. ( $T_A = +25^\circ\text{C}$ unless otherwise noted)

Supply Voltage	$\pm 18\text{ V}$
Internal Power Dissipation <sup>1</sup>	650 mW
Input Common-Mode Voltage, Range	$\pm V_S$
Differential Input Voltage	$\pm 25\text{ V}$
Rated Operating Temperature Range	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead Temperature Range (Soldering 10 seconds)	$+300^\circ\text{C}$

#### NOTE

<sup>1</sup>Maximum internal power dissipation is specified so that  $T_J$  does not exceed  $+175^\circ\text{C}$  at an ambient temperature of  $+25^\circ\text{C}$ . For temperatures above  $+25^\circ\text{C}$ , derate the Q-8 package @  $6.7\text{ mW}/^\circ\text{C}$ .

### 1.5 Thermal Characteristics.

Thermal Resistance:

8-Pin Ceramic DIP Package:  $\theta_{JA} = 110^\circ\text{C}/\text{W}$   
 $\theta_{JC} = 22^\circ\text{C}/\text{W}$

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 617/329-4700 Fax: 617/326-8703 Twx: 710/394-6577  
Telex: 924491 Cable: ANALOG NORWOODMASS

# AD620—SPECIFICATIONS



Table 1.

Test	Symbol	Device	Design Limit @ -55°C & +125°C	Sub Group 1	Sub Group 2, 3	Test Conditions <sup>1</sup>	Unit
Gain Error, G = 1	GE <sub>1</sub>	-1		0.1	0.6	G = 1, V <sub>O</sub> = ±10 V	±% max
Gain Error, G = 100	GE <sub>100</sub>	-1		0.3	0.8	G = 100, V <sub>O</sub> = ±10 V	±% max
Gain Error, G = 1000	GE <sub>1000</sub>	-1	1.2			G = 1000, V <sub>O</sub> = ±10 V	±% max
Input Offset Voltage	V <sub>OSI</sub>	-1		125	225	V <sub>IN</sub> = 0 V	±μV max
Output Offset Voltage	V <sub>OSO</sub>	-1		1000	2000	V <sub>IN</sub> = 0 V	±μV max
Input Bias Current	I <sub>B</sub>	-1		2	4	G = 1	±nA max
Input Offset Current	I <sub>OS</sub>	-1		1	2	G = 1	±nA max
Common-Mode Rejection	+CMRR <sub>1</sub>	-1		73	73	G = 1, V <sub>IN</sub> = 0 V to +10 V	dB min
Common-Mode Rejection	-CMRR <sub>1</sub>	-1		73	73	G = 1, V <sub>IN</sub> = 0 V to -10 V	dB min
Common-Mode Rejection	+CMRR <sub>100</sub>	-1		110	110	G = 100, V <sub>IN</sub> = 0 V to +10 V	dB min
Common-Mode Rejection	-CMRR <sub>100</sub>	-1		110	110	G = 100, V <sub>IN</sub> = 0 V to -10 V	dB min
Power Supply Current	I <sub>CC</sub>	-1		1.3	1.6	G = 1, V <sub>S</sub> = ±15 V	mA max
Power Supply Rejection	PSRR <sub>1</sub>	-1		80	70	G = 1, V <sub>S</sub> = ±2.3 V to ±18 V	dB min
Power Supply Rejection	PSRR <sub>100</sub>	-1		110	100	G = 100, V <sub>S</sub> = ±2.3 V to ±18 V	dB min

NOTE

<sup>1</sup>V<sub>S</sub> = ±15 V, R<sub>L</sub> = 2 kΩ, unless otherwise noted.

### 3.2.1 Simplified Schematic and Package Pinout.




### 3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (49).

## 4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).




## ESD Susceptibility

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 volts, which readily accumulate on the human body and on test equipment, can discharge without detection. Although the AD620 features proprietary ESD protection circuitry, permanent damage may still occur on these devices if they are subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.

## OUTLINE DIMENSIONS

### 8-Lead Cerdip Package



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
$b_1$	0.038	0.065	0.96	1.65	2, 7
c	0.008	0.015	0.20	0.38	7
D		0.405		10.29	4
E	0.220	0.310	5.59	7.87	4
$E_1$	0.290	0.320	7.37	8.13	6
e	0.100 BSC		2.54 BSC		8
L	0.125	0.200	3.18	5.08	
$L_1$	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.055		1.35	5
$S_1$	0.005		0.13		5
$\alpha$	0°	15°	0°	15°	

#### NOTES

1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension  $b_1$  may be 0.023" (0.58 mm) for all four corner leads only.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when  $\alpha$  is 0°.  $E_1$  shall be measured at the centerline of the leads.
7. All leads—increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Six spaces.