

**Preliminary Technical Data**

**AD7005**

**GENERAL DESCRIPTION**

The AD7005 is a complete low power, two-channel, input/output port with signal conditioning. The device is utilised as a baseband digitisation sub-system performing signal conversion between the DSP and the IF/RF sections in the American Digital Cellular telephone system.

The transmit path contains two high accuracy, fast DACs with output reconstruction filters. The receive path is composed of two high performance delta sigma ADCs with digital filtering. A common bandgap reference feeds the ADCs and signal DACs.

Three control DACs (AUX 1 to AUX 3) are included for such functions as AFC, AGC and Transmit Power Control.

As it is a necessity for all mobile systems to use the lowest power possible, the device has power-down or sleep options. Each of the three digital channels has an independent power-down control.


All the device control logic is contained on-chip. The AD7005 is housed in 44-pin PQFP.

**FEATURES**

- Single +5V Supply
- 2 Channel Delta Sigma ADC
  - 2.33MHz Sampling Rate
  - Simultaneous Sampling
  - Digital Filter (20KHz Bandwidth)
- 2 Channel 8-Bit D/A Converters
  - 800KHz Update Rate
  - Simultaneous Update
  - 4<sup>th</sup> Order Bessel Low-pass Filters
- 3 Auxiliary D/A Converters
- Fast Interface Port
- Power Down Modes
- On-Chip Voltage Reference
- 44-Pin PQFP

**APPLICATIONS**

- Digital Cellular Telephony
- Private Mobile Telephony
- Signal Generation/Acquisition
- FSK, PSK Demodulation



Functional Block Diagram

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way; P.O. BOX 9106; Norwood, MA 02062-9106 U.S.A.  
 Tel: 617/329-4700  
 Telex: 174059  
 Twx: 710/394-6577  
 Cables: ANALOG NORWOOD MASS

# SPECIFICATIONS<sup>1</sup>

( $V_{DD} = +5V \pm 5\%$ ;  $DV_{DD} = +5V \pm 5\%$ ;  $AGND\ Tx = AGND\ Rx = DGND = 0V$ ,  $f_{CLK1} = f_{CLK2} = 2.33MHz$ ,  $V_{REF} = 2.3V$ ;  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise stated)

Parameter	AD7005J	Units	Test Conditions/Comments	
<b>ADC SPECIFICATIONS</b>				
Resolution	12	Bits	Biased on $V_{REF}$ (2.3V).	
Signal Input Span	$\pm 1.15$	Volts		
Sampling Rate	2.33	MHz		
Output Rate	48.6/97.2	kHz		
Accuracy			Prior to calibration	
Integral	1	LSB		
Differential	0 <sup>2</sup>			
Bias Offset Error @ 25°C	$\pm 10$	LSB		
$T_{MIN}$ to $T_{MAX}$	$\pm 12$	LSB		
Input Resistance (dc)	100	k $\Omega$ min		
Input Capacitance	20	pF max		
<b>Dynamic Specifications</b>				
Dynamic Range	64	dB min	Input frequency = 12.15kHz	
Signal to (Noise+Distortion)	62	dB min		
Gain Match Between Channels	$\pm 0.1$	dB max		
Frequency Response				
0 - 17kHz	$\pm 0.1$	dB max		
19kHz	-0.8	dB max		
21kHz	-2.5	dB max		
35kHz	-6.6	dB max		
>97.6kHz	-7.2	dB max		
Group Delay Between Channels (0 - 21kHz)	5	ns typ		
Group Delay Linearity (0 - 21kHz)	5	ns typ		
Power Down Option	Yes		Independent of Transmit	
<b>TRANSMIT DAC SPECIFICATIONS</b>				
Resolution	8	Bits	Guaranteed Monotonic Centred on 2.3V nominal (10k $\Omega$ /100pF load) 10 000 000 loaded to DAC	
No. of Channels	2			
DC Accuracy				
Integral	$\pm 1$	LSB max		
Differential	$\pm 1$	LSB max		
Output Signal Span	1.15	Volts		
Output Signal Full-Scale Accuracy	$\pm 1$	dB typ		
Offset Error	$\pm 25$	mV max		
Gain Matching between Channels	$\pm 0.1$	dB max		
Delay Matching between I and Q Channels <sup>3</sup>	500	ns max		
Power Down Option	Yes		Independent of Receive 4X Over Sampling	
Update Rate	194.4	Ks/s		
Transmit Filter Frequency Response				
Attenuation at 19.4kHz	<3	dB		
97.2kHz	>18	dB		
194.4kHz	>46	dB		
Spurious Output Spectra	<50	dBc	When producing a sine wave of 12.15kHz on output with receive side inactive and over the frequency band 0 to 2.33MHz	
<b>AUXILIARY DAC SPECIFICATIONS</b>				
	AUX1	AUX2	AUX3	
Resolution	9	10	8	Bits
DC Accuracy				
Integral	$\pm 4$	$\pm 4$	$\pm 2$	LSB max
Differential	$\pm 1$	$\pm 1$	$\pm 1$	LSB max
Offset Error	$\pm 2$	$\pm 2$	$\pm 1$	LSB max
Gain Error	$\pm 4$	$\pm 4$	$\pm 2$	LSB max
Output Signal Span	0 to $V_{REF}$	0 to $V_{REF}$	0 to $V_{REF}$	Volts
Output Impedance	10	10	10	k $\Omega$ max
Coding	Binary	Binary	Binary	
Power Down	Yes	Yes	Yes	Unloaded output AUX DAC's have unbuffered resistive outputs.  Independent of Signal DACs

# Preliminary Technical Data

# AD7005

<b>LOGIC INPUTS</b>			
$V_{INH}$ , Input High Voltage	3.15	V min	
$V_{INL}$ , Input Low Voltage	0.9	V max	
$I_{INH}$ , Input Current	10	$\mu$ A max	
$C_{IN}$ , Input Capacitance	10	pF max	
<b>LOGIC OUTPUTS</b>			
$V_{OH}$ , Output High Voltage	4.0	V min	$ I_{OUT}  \leq 40\mu A$
$V_{OL}$ , Output Low Voltage	0.4	V max	$ I_{OUT}  \leq 1.6mA$
<b>POWER SUPPLIES</b>			
Reference Output	2.2/2.4	Vmin/Vmax	
$AV_{DD}$	4.75/5.25	Vmin/Vmax	
$DV_{DD}$	4.75/5.25	Vmin/Vmax	
$I_{DD}$ (Total)	21	mA max	
ADC and Auxilliary Paths Active	10	mA max	
Transmit DAC and Aux Paths Active	12	mA max	
Auxilliary Path only Active	0.5	mA max	

### NOTES

- Operating Temperature Ranges as follows: A Versions: -40°C to +85°C.
- Unmeasurable: Sigma Delta conversion is inherently free of Differential Nonlinearities.
- Defined as the delay between Vref transition on the I and Q output as each DAC is stepped from 1/3 to 2/3 full scale.

Specifications subject to change without notice.

ESD SOLE LETTER

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

( $T_A = +25^\circ C$  unless otherwise noted)

$DV_{DD}$ to AGND.....	-0.3V to +6V
$AV_{DD}$ to AGND.....	-0.3V to +6V
AGND to DGND.....	-0.3V to +0.3V
Digital Input Voltage to DGND.....	-0.3V to $DV_{DD} + 0.3V$
Analog Input Voltage to AGND.....	-0.3V to $AV_{DD} + 0.3V$
Input Current to any Pin except Supplies <sup>2</sup> .....	$\pm 10$ mA
Operating Temperature Range	

Commercial Plastic (A,B Versions).....	-40°C to +85°C
Storage Temperature Range.....	-65°C to +150°C
Lead Temperature (Soldering, 10 secs).....	+300°C
Power Dissipation (Any Package) to +75°C.....	450mW
Derates above +75°C by.....	10mW/°C

### NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### CAUTION :

ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

**WARNING!**  
ESD SENSITIVE DEVICE

### PIN CONFIGURATION

# INPUT CLOCK TIMING SPECIFICATIONS<sup>1</sup>

( $V_{DD} = +5V \pm 5\%$ ;  $DV_{DD} = +5V \pm 5\%$ ;  $AGND_{Tx} = AGND_{Rx} = DGND = 0V$ ,  $V_{REF} = 2.3V$ ;  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise stated)

Parameter	Limit at $T_A = 25^\circ C$	Limit at $T_A = -40^\circ C$ to $+85^\circ C$	Units	Description
$t_1$	300	300	ns min	CLK1, CLK2, AUXCLK Cycle Time
$t_2$	100	100	ns min	CLK1, CLK2, AUXCLK High Time
$t_3$	100	100	ns min	CLK1, CLK2, AUXCLK Low Time

## NOTES

<sup>1</sup> Sample tested at 25°C to ensure compliance. All input signals are specified with  $t_r = t_f = 5ns$  (10% to 90% of 5V) and timed from a voltage level of 1.6V.




Figure 1. Clock Timing

# AUX/SIGNAL DAC TIMING ( $V_{DD_{Tx}} = V_{DD_{Rx}} = +5V \pm 10\%$ ; Test = $AGND_{Tx} = AGND_{Rx} = DGND_{Tx} = DGND_{Rx} = 0V$ ; unless otherwise stated)

Parameter	Limit at $T_A = 25^\circ C$	Limit at $T_A = -25^\circ C$ to $+85^\circ C$	Units	Description
$t_4$	100	100	ns min	TX CLOCK Low Duration
$t_5$	100	100	ns min	TX CLOCK High Duration
$t_6$	40	40	ns min	TX DATA to TX CLOCK Setup Time
$t_7$	50	50	ns min	TX DATA to TX CLOCK Hold Time
$t_8$	50	50	ns min	STROBE to TX CLOCK Setup Time
$t_9$	40	40	ns min	STROBE to TX CLOCK Hold Time
$t_{10}$	$16(t_4 + t_5)$	$16(t_4 + t_5)$	ns min	STROBE Duration

## NOTES

<sup>1</sup> All input signal rise and fall times measured from 10% to 90% of +5V.  $t_r = t_f = 20ns$ .  
<sup>2</sup> Timing measurement reference level is  $(V_{IH} + V_{IL})/2$ .




Figure 2. Aux/Signal DAC Timing Diagram

## RECEIVE SECTION TIMING ( $V_{DD} = +5V \pm 5\%$ ; $DV_{DD} = +5V \pm 5\%$ ; $AGND Tx = AGND Rx = DGND = 0V$ , $f_{CLK1} = f_{CLK2} = 2.33MHz$ , $V_{REF} = 2.3V$ ; $T_A = T_{MIN}$ to $T_{MAX}$ , unless otherwise stated)

Parameter	Limit at $T_A = 25^\circ C$	Limit at $T_A = -40^\circ C$ to $+85^\circ C$	Units	Description
$t_{22}$	0	0	ns min	RxSLEEP Hold Time After CLK1, CLK2 High
$t_{23}$	25	25	ns min	RxSLEEP Setup Time Before CLK1, CLK2 High
$t_{24}$	0	0	ns	RxSLEEP Hold Time After Q LSB
$8t_1$		$8t_1$	ns	RxSLEEP Setup Time Before Q LSB
$50t_1$		$50t_1$	ns	RxCLK Active After CLK1 Rising Edge
$t_1$		$t_1$	ns	RxCLK Cycle Time, Mode 0
30		30	ns min	RxCLK Low Pulse Width, Mode 0
30		30	ns min	RxCLK High Pulse Width, Mode 0
15		15	ns max	Propagation Delay from CLK1, CLK2 High to RxCLK High
$t_{31}$	15	15	ns max	RxSYNC High After CLK1, CLK2 Rising Edge
$t_1$		$t_1$	ns	RxSYNC High Pulse Width, Mode 0
$12t_1$		$12t_1$	ns	RxSYNC Cycle Time (Mode 0, decimate by 12)
15		15	ns min	RxDATA Valid After RxCLK Rising Edge
15		15	ns max	Propagation Delay from CLK1, CLK2 Rising Edge to I/Q
$t_{36}$	$24t_1$	$24t_1$	ns	RxSYNC Cycle Time (Mode 0, decimate by 24)
$t_{37}$	$2t_1$	$2t_1$	ns	RxCLK Cycle Time, Mode 1
$t_{38}$	30	30	ns min	RxCLK Low Pulse Width, Mode 1
$t_{39}$	90	90	ns min	RxCLK High Pulse Width, Mode 1
$t_{40}$	$2t_1$	$2t_1$	ns	RxSYNC High Pulse Width, Mode 1
$t_{41}$	$24t_1$	$24t_1$	ns	RxSYNC Cycle Time (Mode 1, decimate by 12)
$t_{42}$	$48t_1$	$48t_1$	ns	RxSYNC Cycle Time (Mode 1, decimate by 24)
$t_{43}$	10	10	ns max	Digital Output Rise Time
$t_{44}$	10	10	ns max	Digital Output Fall Time

### NOTES

- Sample tested at 25°C to ensure compliance. All input signals are specified with  $t_r = t_f = 5ns$  (10% to 90% of 5V) and timed from a voltage level of 1.6V.
- Digital output rise and fall times specify the time required for the output to go between 10% and 90% of 5V.
- See Figure 8 for Test Circuit.




Figure 4. Mode 0 Receive Timing (Decimate by 12)




Figure 5. Mode 0 Receive Timing (Decimate by 24)




Figure 6. Mode 1 Receive Timing (Decimate by 12)




Figure 7. Mode 1 Receive Timing (Decimate by 24)