

LC2MOS

Baseband I/O Converter

Preliminary Technical Data

GENERAL DESCRIPTION

The AD7005 is a complete low power, two-channel, input/ output port with signal conditioning. The device is utilised as a baseband digitisation sub-system performing signal conversion between the DSP and the IF/RF sections in the American Digital Cellular telephone system.

The transmit path contains two high accuracy, fast DACs with output reconstruction filters. The receive path is composed of two high performance delta sigma ADCs with digital filtering. 4 common bandgap reference feeds the ADCs and signal DACs

Three control DAOs (AUX 1 to AUX 3) are included for such functions as AFC, AGC and Transmit Power

necessity for all mobile systems to use er possible, the device has power-down or sleep options Each of the three digital channels has an independent powerdown control.

All the device control logic is contained on-chip The AD7005 is housed in 44-pin PQFP.

FEATURES

Single +5V Supply

2 Channel Delta Sigma ADC

-2.33MHz Sampling Rate

-Simultaneous Sampling

- Digital Filter (20KHz Bandwidth)

2 Channel 8-Bit D/A Converters

-800KHz Update Rate

-Simultaneous Update

- 4th Order Bessel Low-pass Filters

3 Auxiliary D/A Converters


Fast Interface Port

Power Down Modes

On-Chip Voltage Reference

44-Pin PQFP

APPLICATIONS Digital Cellular Telephony Private Mobile Telephony Signal Generation/Acquisition ESK, PSK Demodulation



Functional Block Diagram

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way; P.O.BOX 9106; Norwood, MA 02062-9106 U.S.A. Tel: 617/329-4700 Twx: 710/394-6577

Telex: 174059

Cables: ANALOG NORWOOD MASS

$\begin{array}{ll} \textbf{SPECIFICATIONS}^1 & \text{(AV}_{D0} = +5\text{V} \pm 5\%; \ \text{DV}_{D0} = +5\text{V} \pm 5\%; \ \text{AGND Tx} = \text{AGND Rx} = \text{DGND} = 0\text{V}, \ f_{CLK1} = f_{CLK2} = 2.33\text{MHz}, \ V_{REF} = 2.3\text{V}; \ T_A = T_{MAX}, \ \text{unless otherwise stated)} \end{array}$

ADC SPECIFICATIONS					
ADC SPECIFICATIONS					
Resolution		12		Bits	
Signal Input Span		±1.15	- 1	Volts	Biased on V _{REP} (2.3V).
Sampling Rate		2.33	1	MHz	
Output Rate		48.6/97.2		kHz	
Accuracy					
Integral		1		LSB	
Differential		O ²			
Bias Offset Error @ 25°C		±10	1	LSB	Prior to calibration
		±12		LSB	Supplies Programme Strongs and Section (Section 2)
T _{MIN} to T _{MAX}		100		kΩ min	
Input Resistance (dc)		20		pF max	*
Input Capacitance		20		Pr max	
Dynamic Specifications		64		dB min	
Dynamic Range		62		dB min	
Signal to (Noise+Distortion)					In must frequency = 12 15kHz
Gain Match Between Channels		±0.1	- 33	dB max	Input frequency = 12.15kHz
Frequency Response					
0-1/kH/2 /		±0.1		dB max	
19XHz/))	-0.8	_	dB max	
21kHz	\smile	-2.5		dB max	
35kHz	\ /	-66	\	dB max	
>97.6kHz	\ /	-1/2	1 1 1	dB max	
Group Delay Between Channels (0-21 NHz)	71	5	111	ns typ	
Group Delay Linearity (0 - 21kHz)	ノし	¥	/ / /	ns typ	
Power Down Option		Yes	′ /		Independent of Transmit
TRANSMIT DAC SPECIFICATIONS	`		/	/	
Resolution		8	L	Bits	
No. of Channels		2		<u> </u>	
DC Accuracy				~ L	
Integral		±1		LSB max	
Differential		±1	20	LSB max	Guaranteed Monotonia
Output Signal Span		1.15		Volts	Centred on 2.3V nominal (10kΩ/100pF load)
		±1		dB typ	Contract on the North Contract of the Contract
Output Signal Full-Scale Accuracy		±25		mV max	10 000 000 loaded to DAC
Offset Error		±0.1		dB max	10 000 000 loaded to DAC
Gain Matching between Channels					
Delay Matching between I and Q Channels 3		500		ns max	In demandant of Possivo
Power Down Option		Yes		** /	Independent of Receive
Update Rate		194.4		Ks/s	4X Over Sampling
Transmit Filter Frequency Response				3149 320 77	
Attenuation at 19.4kHz		<3		dB	2
97.2kHz		>18		dB	
194.4kHz		>46		dB	
Spurious Output Spectra		<50		dBc	When producing a sine wave of 12.15kHz on
32 · · · · · · · · · · · · · · · · · · ·					output with receive side inactive and over the
					frequency band 0 to 2.33MHz
A LINUI I I A DV D A C CDECTEC A TICALIC	ATTV4	ATTVO	ATTVO		
	AUX1	AUX 2	AUX 3	Dia.	
1100144011	9	10	8	Bits	
DC Accuracy					10
	±4	±4	±2	LSB max	
	±1	±1	±1	LSB max	Guaranteed Monotonic
Offset Error	±2	±2	±1	LSB max	
	±4	±4	±2	LSB max	
Output Signal Span	0 to V _{REF}	0 to V _{REF}	0 to V	Volts	Unloaded output
	10	10	10	kΩ max	AUX DAC's have unbuffered resistive outputs.
	Binary	Binary	Binary		
_	Yes	Yes	Yes		Independent of Signal DACs
		N-00-10	050550	1	1
				ı	I .

Preliminary Technical Data LOGIC INPUTS V_{INH}, Input High Voltage V min 3.15 V_{INL}, Input Low Voltage 0.9 V max INH , Input Current 10 µA max C_{IN}, Input Capacitance 10 pF max LOGIC OUTPUTS V_{OH}, Output High Voltage 4.0 V min $|I_{OUT}| \le 40 \mu A$ $|I_{OUT}| \le 1.6 \text{mA}$ V max Vor., Output Low Voltage 0.4 POWER SUPPLIES 2.2/2.4 Vmin/Vmax Reference Output Vmin/Vmax 4.75/5.25 AV_{DD} DVDO 4.75/5.25 Vmin/Vmax mA max IDD (Total) 10 mA max ADC and Auxilliary Paths Active Transmit DAC and Aux Paths Active 12 mA max th only Active Auxilliary Pa mA max OTES C to +85°C. Operating ntly free of Differential each DAC is Defined as the del 1/3 to 2/3 fr Specifications subject ABSOLUTE MAXIMUM RATINGS¹ Commercial Plastic (A,B Versions $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ Storage Temperature Range..... DV_{DD} to AGND.....-0.3V to +6V Lead Temperature (Soldering, 10 secs)..... AV_{DD}to AGND.....-0.3V to +6V Power Dissipation (Any Package) to +75°C..... AGND to DGND.....-0.3V to +0.3V Derates above +75°C by......10mW/°C Digital Input Voltage to DGND.....-0.3V to DV_{DD} + 0.3V NOTES 1. Stresses above those listed under "Absolute Maximum Ratings" may cause Analog Input Voltage to AGND..... - 0.3V to $AV_{DO} + 0.3V$ permanent damage to the device. This is a stress rating only and functional operation Input Current to any Pin except Supplies2.....±10 mA of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating Operating Temperature Range conditions for extended periods may affect device reliability.

CAUTION: -

ESD (Electro-Static Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

WARNING!
ESD SENSITIVE DEVICE

PIN CONFIGURATION


INPUT CLOCK TIMING SPECIFICATIONS¹

(AV $_{DO}$ = +5V \pm 5%; DV $_{DO}$ = +5V \pm 5%; AGND Tx = AGND Rx = DGND = 0V, V $_{REF}$ = 2.3V; T $_{A}$ = T $_{MBN}$ to T $_{MAX}$, unless otherwise stated)

Parameter	Limit at T _A = 25°C	Limit at $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	Units	Description
t ₁ t ₂ t ₃	300	300	ns min	CLK1, CLK2, AUXCLK Cycle Time
	100	100	ns min	CLK1, CLK2, AUXCLK High Time
	100	100	ns min	CLK1, CLK2, AUXCLK Low Time

NOTES

¹ Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5ns (10% to 90% of 5V) and timed from a voltage level of 1.6V.



NOTES

² Timing measurement reference level is $(V_{IH} + V_{IL})/2$.




Figure 2. Aux/Signal DAC Timing Diagram

¹ All input signal rise and fall times measured from 10% to 90% of +5V. $t_r = t_r = 20$ ns.

RECEIVE SECTION TIMING $(AV_{00} = +5V \pm 5\%; DV_{00} = +5V \pm 5\%; AGNDTx = AGNDRx = DGND = 0V, f_{CLK1} = f_{CLK2} = 2.33MHz, V_{REF} = 2.3V; T_A = T_{MAN}, unless otherwise stated)$

	Parameter	Limit at T _A = 25°C	Limit at T _A = -40°C to +85°C	Units	Description
	t ₂₂	0	0	ns min	RxSLEEP Hold Time After CLK1, CLK2 High
	t ₂₃	25	25	ns min	RxSLEEP Setup Time Before CLK1, CLK2 High
	t ₂₄	0	0	ns	RxSLEEP Hold Time After Q LSB
	t ₂₅	8t,	8t,	ns	RxSLEEP Setup Time Before Q LSB
	t ₂₆	50t ₁	50t,	ns	RxCLK Active After CLK1 Rising Edge
	t ₂₇	t, 30	t ₁ 30	ns	RxCLK Cycle Time, Mode 0
	t			ns min	RxCLK Low Pulse Width, Mode 0
λ	t ₂₉	30	30	ns min	RxCLK High Pulse Width, Mode 0
I	ty \	15	15	ns max	Propagation Delay from CLK1, CLK2
/	/ \		4.5		High to RxCLK High
П	t ₃₁	/ /15	15	ns max	RxSYNC High After CLK1, CLK2 Rising
\					Edge
\setminus		1 / < 1	12	ns	RxSYNC High Pulse Width, Mode 0 RxSYNC Cycle Time (Mode 0, decimate
7	tn	124		ns	by 12)
	\sim		15	ns min	RxDATA Valid After RxCLK Rising Edge
	t ₃₄ L	15		ns max	Propagation Delay from CLK1,CLK2
	`35			III IIIIA	Rising Edge to I/Q
	t ₃₆	24t,	242	ns /	RXSTNC Cycle Time (Mode 0, decimate
	36	1		1	by 24)
	t ₃₇	2t ₁	2t. /	ns	RxCLN Cycle Time, Mode 1
	t ₃₈	30	2t ₁ 30	na min	RXCLK Low Pulse Width, Mode 1
	t ₃₉	90	90	ns min	RxCLK High Pulse Width, Mode
	t ₄₀	2t ₁	2t ₁	ns	RASYNC High Pulse Width, Mode 1
	t ₄₁	24t,	24t,	ns	RxSYNC Cycle Time (Mode 1, decimate
					by 12)
	t ₄₂	48t ₁	48t ₁	ns	RxSYNC Cycle Time (Mode 1, decimate
					by 24)
	t ₄₃	10	10	ns max	Digital Output Rise Time
	t ₄₄	10	10	ns max	Digital Output Fall Time

NOTES

³ See Figure 8 for Test Circuit.




Figure 4. Mode 0 Receive Timing (Decimate by 12)

¹ Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5ns (10% to 90% of 5V) and timed from a voltage level of 1.6V.

² Digital output rise and fall times specify the time required for the output to go between 10% and 90% of 5V.




Figure 6. Mode 1 Receive Timing (Decimate by 12)




Figure 7. Mode 1 Receive Timing (Decimate by 24)