

1.1 Scope.

This specification covers the detail requirements for a precision, low input current, low offset voltage, monolithic bipolar amplifier.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD705T/883B

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-8	8-Pin Cerdip Package

1.3 Absolute Maximum Ratings. ($T_A = +25^\circ\text{C}$ unless otherwise noted)

Supply Voltage	$\pm 18\text{ V}$
Internal Power Dissipation ¹	650 mW
Input Voltage	$\pm V_S$
Differential Input Voltage ²	$\pm 0.7\text{ V}$
Output Short Circuit Duration	Indefinite
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	-55°C to $+125^\circ\text{C}$
Lead Temperature Range (Soldering 60 sec)	$+300^\circ\text{C}$

NOTES

¹Maximum package power dissipation vs. ambient temperature.

Package Type	MAXIMUM AMBIENT	DERATE ABOVE MAXIMUM
	Temperature for Rating	Ambient Temperature
Q-8	75°C	6.7 mW/°C

²The Input pins of this amplifier are protected by back-to-back diodes. If the differential voltage exceeds $\pm 0.7\text{ V}$, external series protection resistors should be added to limit the input current to less than 25 mA.

AD705 – SPECIFICATIONS

Test	Symbol	Device	Design Limit @ +25°C	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition ¹	Units
Input Offset Voltage ²	V_{OS}	-1	25	90	60	25		$\pm\mu\text{V}$
Input Offset Voltage Drift	TCV_{OS}	-1	0.6		0.6			$\pm\mu\text{V}/^\circ\text{C}$
Power Supply Rejection Ratio	PSRR	-1	114	114	108		$\pm 2\text{ V} \leq V_S \leq \pm 18\text{ V}$ $\pm 2.5\text{ V} \leq V_S \leq \pm 18\text{ V}$	$\pm\text{dB}$
Input Bias Current ³	I_B	-1	100 150	150 200	250 450	100 150	Either Input, $V_{CM} = 0\text{ V}$ Either Input, $V_{CM} = \pm 13.5\text{ V}$	$\pm\text{pA}$
Input Offset Current	I_{OS}	-1	100 150	150 200	250 450	100 150	$V_{CM} = 0\text{ V}$ $V_{CM} = \pm 13.5\text{ V}$	$\pm\text{pA}$
Unity Gain Crossover Frequency	F_U	-1	0.4					MHz
Slew Rate	I_{SR}	-1	0.1					$\text{V}/\mu\text{s}$
Common Mode Rejection Ratio	CMRR	-1	114	114	108		$V_{CM} = \pm 13.5\text{ V}$	dB
Open Loop Gain	A_{OL}	-1	400 300	400 300	300 200		$V_O = \pm 12\text{ V}$, $R_L = 10\text{ k}\Omega$ $V_O = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$	V/mV
Output Voltage Swing	V_{OUT}	-1	± 13	± 13	± 13		$R_L = 10\text{ k}\Omega$	V
Power Supply Quiescent Current	I_Q	-1	600	600	800			μA
Input Noise Voltage	e_N	-1	1				0.1 to 10 Hz, p-p max	μV

NOTES



¹ $V_S = \pm 15\text{ V}$ unless otherwise noted.

²Input offset voltage specifications are guaranteed with V_{OS} unnullled at $T_A = +25^\circ\text{C}$.

³Bias current specifications guaranteed maximum at either input.

3.2.1 Functional Block Diagram and Terminal Assignments.

8-Pin Cerdip (Q-8) Package



V_{OS} TRIM

3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (49).

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).

