

**FEATURES**

- Precision ac and dc performance
- 8-channel simultaneous sampling
  - 256 kSPS maximum ADC ODR per channel
  - 108 dB dynamic range
  - 120 dB THD, typical
  - ±2 ppm of FSR INL, ±50 µV offset error, ±30 ppm of FSR gain error
- Optimized power dissipation vs. noise vs. input bandwidth
  - Selectable power, speed, and input bandwidth
  - Input bandwidth range up to 110.8 kHz (-3 dB bandwidth)
  - Programmable input bandwidth/sampling rates
- CRC error checking on data interface
- Daisy-chaining
- Linear phase digital filter
  - Low latency sinc5 filter

Wideband brick wall filter: ±0.005 dB pass-band ripple to 102.4 kHz

Analog input precharge buffers

Power supply

AVDD1 = 5.0 V, AVDD2 = 2.25 V to 5.0 V

IOVDD = 2.5 V to 3.3 V or IOVDD = 1.8 V

Temperature range: -40°C to +105°C

**APPLICATIONS**

- Data acquisition systems: USB/PXI/Ethernet
- Instrumentation and industrial control loops
- Audio testing and measurement
- Vibration and asset condition monitoring
- 3-phase power quality analysis
- Sonar
- EEG/EMG/ECG


**FUNCTIONAL BLOCK DIAGRAM**


Figure 1.

25518-001

Rev. 0

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2021 Analog Devices, Inc. All rights reserved.

[Technical Support](#)
[www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

Features .....	1	1.8 V IOVDD Timing Specifications .....	13
Applications .....	1	Absolute Maximum Ratings .....	17
Functional Block Diagram .....	1	ESD Caution .....	17
Revision History .....	2	Pin Configuration and Function Descriptions .....	18
General Description .....	3	Outline Dimensions .....	21
Specifications .....	4	Die Specifications and Assembly Recommendations .....	21
1.8 V IOVDD Specifications .....	9	Ordering Guide .....	22
Timing Specifications .....	12		

## REVISION HISTORY

3/2021—Revision 0: Initial Version

## GENERAL DESCRIPTION

The AD7768-CHIPS is an 8-channel simultaneous sampling sigma-delta ( $\Sigma$ - $\Delta$ ) analog-to-digital converter (ADC) with a  $\Sigma$ - $\Delta$  modulator and digital filter per channel, enabling synchronized sampling of ac and dc signals.

The AD7768-CHIPS achieves 108 dB dynamic range at a maximum input bandwidth of 110.8 kHz, combined with a typical performance of  $\pm 2$  ppm integral nonlinearity (INL),  $\pm 50$   $\mu$ V offset error, and  $\pm 30$  ppm of full-scale range (FSR) gain error.

The AD7768-CHIPS user can trade off input bandwidth, output data rate (ODR), and power dissipation, and select one of three power modes to optimize for noise targets and power consumption. The flexibility of the AD7768-CHIPS allows the device to become a reusable platform for low power dc and high performance ac measurement modules.

The AD7768-CHIPS has three modes: fast mode (256 kSPS maximum, 110.8 kHz input bandwidth), median mode (128 kSPS maximum, 55.4 kHz input bandwidth) and low power mode (32 kSPS maximum, 13.8 kHz input bandwidth).

The AD7768-CHIPS offers extensive digital filtering capabilities, such as a wideband, a low  $\pm 0.005$  dB pass-band ripple, an antialiasing low-pass filter with sharp roll-off, and 105 dB stop band attenuation at the Nyquist frequency.

Frequency domain measurements can use the wideband linear phase filter. This filter has a flat pass band ( $\pm 0.005$  dB ripple) from dc to 102.4 kHz at 256 kSPS, from dc to 51.2 kHz at 128 kSPS, or from dc to 12.8 kHz at 32 kSPS.

The AD7768-CHIPS also offers sinc response via a sinc5 filter, a low latency path for low bandwidth, and low noise measurements. The wideband and sinc5 filters can be selected and run on a per channel basis.

Within these filter options, the user can improve the dynamic range by selecting from decimation rates of  $\times 32$ ,  $\times 64$ ,  $\times 128$ ,  $\times 256$ ,  $\times 512$ , and  $\times 1024$ . The ability to vary the decimation filtering optimizes noise performance to the required input bandwidth.

Embedded analog functionality on each ADC channel makes design easier, such as a precharge buffer on each analog input that reduces analog input current and a precharge reference buffer per channel that reduces input current and glitches on the reference input terminals.

The device operates with a 5 V AVDD1A and AVDD1B supply, a 2.25 V to 5.0 V AVDD2A and AVDD2B supply, and a 2.5 V to 3.3 V or 1.8 V IOVDD supply.

The device requires an external reference. The absolute input reference voltage range is 1 V to AVDD1 – AVSS.

For the purposes of clarity in this data sheet, the AVDD1A and AVDD1B supplies are referred to as AVDD1, and the AVDD2A and AVDD2B supplies are referred to as AVDD2. For the negative supplies, AVSS refers to the AVSS1A, AVSS1B, AVSS2A, AVSS2B, and AVSS pins.

The specified operating temperature range is  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ .

Throughout this data sheet, multifunction pins, such as XTAL2/MCLK, are referred to either by the entire pin name or by a single function of the pin, for example MCLK, when only that function is relevant.

Additional application and technical information can be found in the [AD7768](#) data sheet.

## SPECIFICATIONS

AVDD1A = AVDD1B = 4.5 V to 5.5 V, AVDD2A = AVDD2B = 2.0 V to 5.5 V, IOVDD = 2.25 V to 3.6 V, AVSS = DGND = 0 V, REFx+ = 4.096 V and REFx- = 0 V, master clock (MCLK) = 32.768 MHz, analog input precharge buffers on, reference precharge buffers off, wideband filter, chopping frequency ( $f_{\text{CHOP}}$ ) = modulator frequency ( $f_{\text{MOD}}$ )  $\div$  32,  $T_A$  =  $-40^\circ\text{C}$  to  $+105^\circ\text{C}$ , unless otherwise noted.

See Table 2 for specifications at 1.8 V IOVDD.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
<b>ADC SPEED AND PERFORMANCE</b>					
ODR, per Channel <sup>1</sup>	Fast mode	8		256	kSPS
	Median mode	4		128	kSPS
	Low power mode	1		32	kSPS
-3 dB Bandwidth	Fast mode, wideband filter			110.8	kHz
	Median mode, wideband filter			55.4	kHz
	Low power mode, wideband filter			13.8	kHz
Data Output Coding		Twos complement, MSB first			
No Missing Codes <sup>2</sup>		24			Bits
<b>DYNAMIC PERFORMANCE</b>					
<b>Fast Mode</b>					
Dynamic Range	Decimation by 32, 256 kSPS ODR Shorted input, wideband filter		108		dB
Signal-to-Noise Ratio (SNR)	1 kHz, -0.5 dBFS, sine wave input				
	Sinc5 filter		111		dB
	Wideband filter		107.8		dB
Signal-to-Noise-and-Distortion Ratio (SINAD)	1 kHz, -0.5 dBFS, sine wave input		107.5		dB
Total Harmonic Distortion (THD)	1 kHz, -0.5 dBFS, sine wave input		-120		dB
Spurious-Free Dynamic Range (SFDR)			128		dBc
<b>Median Mode</b>					
Dynamic Range	Decimation by 32, 128 kHz ODR Shorted input, wideband filter		108		dB
SNR	Sinc5 filter, 1 kHz, -0.5 dBFS, sine wave input		111		dB
	Wideband filter, 1 kHz, -0.5 dBFS, sine wave input		107.8		dB
	SINAD	1 kHz, -0.5 dBFS, sine wave input		107.5	dB
THD	1 kHz, -0.5 dBFS, sine wave input		-120		dB
SFDR			128		dBc
<b>Low Power Mode</b>					
Dynamic Range	Decimation by 32, 32 kHz ODR Shorted input, wideband filter		108		dB
SNR	Sinc5 filter, 1 kHz, -0.5 dBFS, sine wave input		111		dB
	Wideband filter, 1 kHz, -0.5 dBFS, sine wave input		107.8		dB
	SINAD	1 kHz, -0.5 dBFS, sine wave input		107.5	dB
THD	1 kHz, -0.5 dBFS, sine wave input		-120		dB
SFDR			128		dBc
<b>INTERMODULATION DISTORTION (IMD)<sup>3</sup></b>					
	fa = 9.7 kHz, fb = 10.3 kHz				
	Second-order		-125		dB
	Third-order		-125		dB
<b>ACCURACY</b>					
INL	Endpoint method		$\pm 2$		ppm of FSR
Offset Error <sup>4</sup>	DCLK frequency $\leq$ 24 MHz		$\pm 50$		$\mu\text{V}$
	24 MHz to 32.768 MHz DCLK frequency <sup>2</sup>		$\pm 75$		$\mu\text{V}$

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Offset Error Drift	DCLK frequency $\leq$ 24 MHz		$\pm 250$		nV/ $^{\circ}$ C
Gain Error <sup>4</sup>	24 MHz to 32.768 MHz DCLK frequency		$\pm 750$		nV/ $^{\circ}$ C
Gain Drift vs. Temperature <sup>2</sup>	$T_A = 25^{\circ}$ C		$\pm 30$		ppm of FSR
			$\pm 0.5$		ppm/ $^{\circ}$ C
VCM PIN					
Output	With respect to AVSS		(AVDD1 – AVSS)/2		V
Load Regulation	Change in output voltage to change in load current ( $\Delta V_{OUT}/\Delta I_L$ )		400		$\mu$ V/mA
Voltage Regulation	Applies to the following VCM output options only: common-mode voltage ( $V_{CM}$ ) = $\Delta V_{OUT}/\Delta(AVDD1 - AVSS)/2$ , $V_{CM} = 1.65$ V, and $V_{CM} = 2.5$ V		5		$\mu$ V/V
Short-Circuit Current			30		mA
ANALOG INPUTS					
Differential Input Voltage Range	$V_{REF} = (REFX+) - (REFX-)$	$-V_{REF}$		$+V_{REF}$	V
Input Common-Mode Range <sup>2</sup>		AVSS		AVDD1	V
Absolute Analog Input Voltage Limits <sup>2</sup>		AVSS		AVDD1	V
Analog Input Current Unbuffered	Differential component		$\pm 48$		$\mu$ A/V
	Common-mode component		17		$\mu$ A/V
Precharge Buffer On <sup>5</sup>			-20		$\mu$ A
Input Current Drift Unbuffered			$\pm 5$		nA/V/ $^{\circ}$ C
Precharge Buffer On			$\pm 31$		nA/ $^{\circ}$ C
EXTERNAL REFERENCE					
Reference Voltage	$V_{REF} = (REFX+) - (REFX-)$	1		AVDD1 – AVSS	V
Absolute Reference Voltage Limits <sup>2</sup>	Precharge reference buffers off	AVSS – 0.05		AVDD1 + 0.05	V
	Precharge reference buffer on	AVSS		AVDD1	V
Average Reference Current	Fast mode		$\pm 72$		$\mu$ A/V/channel
	Precharge reference buffers off		$\pm 16$		$\mu$ A/V/channel
	Precharge reference buffers on				
Average Reference Current Drift	Fast mode		$\pm 1.7$		nA/V/ $^{\circ}$ C
	Precharge reference buffers off		$\pm 49$		nA/V/ $^{\circ}$ C
	Precharge reference buffers on		95		dB
Common-Mode Rejection					
DIGITAL FILTER RESPONSE					
Low Ripple Wideband Filter	FILTER = 0				
Decimation Rate	Up to six selectable decimation rates	32		1024	
Group Delay	Latency		34/ODR		sec
Settling Time	Complete settling		68/ODR		sec
Pass-Band Ripple <sup>2</sup>	From dc to 102.4 kHz at 256 kSPS			$\pm 0.005$	dB
Pass Band	$\pm 0.005$ dB bandwidth		$0.4 \times$ ODR		Hz
	-0.1 dB bandwidth		$0.409 \times$ ODR		Hz
	-3 dB bandwidth		$0.433 \times$ ODR		Hz
Stop Band Frequency	Attenuation > 105 dB		$0.499 \times$ ODR		Hz
Stop Band Attenuation			105		dB

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Sinc5 Filter	FILTER = 1				
Decimation Rate	Up to six selectable decimation rates	32		1024	
Group Delay	Latency		3/ODR		sec
Settling Time	Complete settling		7/ODR		sec
Pass Band	-3 dB bandwidth		0.204 × ODR		Hz
<b>REJECTION</b>					
AC Power Supply Rejection Ratio (PSRR)	Input voltage ( $V_{IN}$ ) = 0.1 V, AVDD1 = 5 V, AVDD2 = 5 V, IOVDD = 2.5 V				
AVDD1			90		dB
AVDD2			100		dB
IOVDD			75		dB
DC PSRR	$V_{IN} = 1$ V				
AVDD1			100		dB
AVDD2			118		dB
IOVDD			90		dB
AC Analog Input Common-Mode Rejection Ratio (CMRR)	Up to 10 kHz		95		dB
Crosstalk	-0.5 dBFS input on adjacent channels		-120		dB
<b>CLOCK</b>					
Crystal Frequency		8	32.768	34	MHz
External Clock (MCLK)			32.768		MHz
Duty Cycle			50:50		%
MCLK Pulse Width <sup>2</sup>					
Logic Low		12.2			ns
Logic High		12.2			ns
CMOS Clock Input Voltage	See the Logic Inputs parameter				
High ( $V_{INH}$ )					
Low ( $V_{INL}$ )					
Low Voltage Differential Signaling (LVDS) Clock <sup>2</sup>	Load resistance ( $R_L$ ) = 100 $\Omega$				
Differential Input Voltage		100		650	mV
Common-Mode Input Voltage		800		1575	mV
Absolute Input Voltage				1.88	V
<b>ADC RESET<sup>2</sup></b>					
ADC Start-Up Time After Reset <sup>6</sup>	Time to first $\overline{DRDY}$ , fast mode, decimation by 32		1.58	1.66	ms
Minimum $\overline{RESET}$ Low Pulse Width	MCLK time period ( $t_{MCLK}$ ) = 1/MCLK	$2 \times t_{MCLK}$			
<b>LOGIC INPUTS</b>					
Input Voltage <sup>2</sup>					
High ( $V_{INH}$ )		$0.65 \times$ IOVDD			V
Low ( $V_{INL}$ )				0.7	V
Hysteresis <sup>2</sup>		0.04		0.09	V
Leakage Current		-10	+0.03	+10	$\mu$ A
	$\overline{RESET}$ pin	-10		+10	$\mu$ A

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
LOGIC OUTPUTS	See Table 2 for 1.8 V operation				
Output Voltage <sup>2</sup>					
High (V <sub>OH</sub> )	Source current (I <sub>SOURCE</sub> ) = 200 μA	0.8 × IOVDD			V
Low (V <sub>OL</sub> )	Sink current (I <sub>SINK</sub> ) = 400 μA			0.4	V
Leakage Current	Floating state	-10		+10	μA
Output Capacitance	Floating state		10		pF
SYSTEM CALIBRATION <sup>2</sup>					
Full-Scale Calibration Limit				1.05 × V <sub>REF</sub>	V
Zero-Scale Calibration Limit		-1.05 × V <sub>REF</sub>			V
Input Span		0.4 × V <sub>REF</sub>		2.1 × V <sub>REF</sub>	V
POWER REQUIREMENTS					
Power Supply Voltage					
AVDD1 – AVSS		4.5	5.0	5.5	V
AVDD2 – AVSS		2.0	2.25 to 5.0	5.5	V
AVSS – DGND		-2.75		0	V
IOVDD – DGND	See Table 2 for 1.8 V operation	2.25	2.5 to 3.3	3.6	V
POWER SUPPLY CURRENTS <sup>7</sup>	Maximum output data rate, CMOS MCLK, eight DOUTx signals, all supplies at maximum voltages, all channels in Channel Mode A				
Eight Channels Active					
Fast Mode					
AVDD1 Current	Precharge reference buffers off		36	40	mA
	Precharge reference buffers on		57.5	64	mA
AVDD2 Current			37.5	40	mA
IOVDD Current	Wideband filter		63	67	mA
	Sinc5 filter		32	35	mA
Median Mode					
AVDD1 Current	Precharge reference buffers off		18.5	20.5	mA
	Precharge reference buffers on		29	32.5	mA
AVDD2 Current			21.3	23	mA
IOVDD Current	Wideband filter		34	37	mA
	Sinc5 filter		22	25	mA
Low Power Mode					
AVDD1 Current	Precharge reference buffers off		5.1	5.8	mA
	Precharge reference buffers on		8	9	mA
AVDD2 Current			9.3	10.1	mA
IOVDD Current	Wideband filter		12.5	13.7	mA
	Sinc5 filter		12	15	mA
Two Channels Active <sup>2</sup>					
Fast Mode	Serial peripheral interface (SPI) control mode only				
AVDD1 Current	Precharge reference buffers off		9.3	10.5	mA
	Precharge reference buffers on		14.7	16.6	mA
AVDD2 Current			9.5	10.5	mA
IOVDD Current	Wideband filter		33.7		mA
	Wideband filter, disabled channels in Channel Mode A, and set to sinc5 filter mode		23.4		mA
	Sinc5 filter		11.9		mA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Median Mode					
AVDD1 Current	Precharge reference buffers off		4.8	5.5	mA
	Precharge reference buffers on		7.5	8.6	mA
AVDD2 Current			5.5	6.2	mA
IOVDD Current	Wideband filter		19.4		mA
	Wideband filter, disabled channels in Channel Mode A, and set to sinc5 filter mode		14.1		mA
	Sinc5 filter		8.5		mA
Low Power Mode					
AVDD1 Current	Precharge reference buffers off		1.52	1.77	mA
	Precharge reference buffers on		2.2	2.6	mA
AVDD2 Current			2.4	3	mA
IOVDD Current	Wideband filter		8.6		mA
	Wideband filter, disabled channels in Channel Mode A, and set to sinc5 filter mode		7.2		mA
	Sinc5 filter		5.8		mA
Standby Mode	All channels disabled (sinc5 filter enabled)		10	13	mA
Sleep Mode <sup>2</sup>	Full power-down (SPI control mode only)		0.73	1.2	mA
Crystal Excitation Current	Extra current in IOVDD when using an external crystal compared to using the CMOS MCLK		540		μA
POWER DISSIPATION <sup>7</sup>	External CMOS MCLK, all channels active, MCLK = 32.768 MHz, all channels in Channel Mode A except where otherwise specified				
Full Operating Mode	Analog precharge buffers on				
Wideband Filter					
Fast Mode	AVDD1 = 5.5 V, AVDD2 = 5.5 V, IOVDD = 3.6 V, precharge reference buffers on		631	814	mW
Median Mode	AVDD1 = 5.5 V, AVDD2 = 5.5 V, IOVDD = 3.6 V, precharge reference buffers on		341	439	mW
Low Power Mode	AVDD1 = 5.5 V, AVDD2 = 5.5 V, IOVDD = 3.6 V, precharge reference buffers on		124	155	mW
Sinc5 Filter					
Fast Mode	AVDD1 = 5.5 V, AVDD2 = 5.5 V, IOVDD = 3.6 V, precharge reference buffers off		501	566	mW
Median Mode	AVDD1 = 5.5 V, AVDD2 = 5.5 V, IOVDD = 3.6 V, precharge reference buffers off		292	330	mW
Low Power Mode	AVDD1 = 5.5 V, AVDD2 = 5.5 V, IOVDD = 3.6 V, precharge reference buffers off		120	142	mW

<sup>1</sup> The output data rate ranges refer to the programmable decimation rates available on the AD7768-CHIPS for a fixed MCLK rate of 32.768 MHz. Varying MCLK rates allow users a wider variation of ODR.

<sup>2</sup> These specifications are not production tested but are supported by characterization data at initial product release.

<sup>3</sup> See the AD7768 data sheet for more information about the fa and fb input frequencies.

<sup>4</sup> Following a system zero-scale calibration, the offset error is in the order of the noise for the programmed ODR selected. A system full-scale calibration reduces the gain error to the order of the noise for the programmed ODR.

<sup>5</sup> -25 μA is measured when the analog input is close to either the AVDD1 or AVSS rail. The input current reduces as the common-mode voltage approaches  $(AVDD1 - AVSS)/2$ . The analog input current scales with the MCLK frequency and device power mode.

<sup>6</sup> The RESET pin has an internal pull-up device to IOVDD.

<sup>7</sup> See the AD7768 data sheet for details about Channel Mode A.



## 1.8 V IOVDD SPECIFICATIONS

AVDD1A = AVDD1B = 4.5 V to 5.5 V, AVDD2A = AVDD2B = 2.0 V to 5.5 V, IOVDD = 1.72 V to 1.88 V, AVSS = DGND = 0 V, REF<sub>X+</sub> = 4.096 V and REF<sub>X-</sub> = 0 V, MCLK = 32.768 MHz, analog precharge buffers on, reference precharge buffers off, wideband filter,  $f_{\text{CHOP}} = f_{\text{MOD}}/32$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ , unless otherwise noted.

**Table 2.**

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
<b>DYNAMIC PERFORMANCE</b>					
Fast Mode	Decimation by 32, 256 kSPS ODR				
Dynamic Range	Shorted input, wideband filter		108		dB
SNR	Sinc5 filter, 1 kHz, -0.5 dBFS, sine wave input		111		dB
	Wideband filter, 1 kHz, -0.5 dBFS, sine wave input		107.8		dB
SINAD <sup>1</sup>	1 kHz, -0.5 dBFS, sine wave input		107.5		dB
THD	1 kHz, -0.5 dBFS, sine wave input		-120		dB
SFDR			128		dBc
Median Mode	Decimation by 32, 128 kHz ODR				
Dynamic Range	Shorted input, wideband filter		108		dB
SNR	1 kHz, -0.5 dBFS, sine wave input				
	Sinc5 filter		111		dB
	Wideband filter		107.8		dB
SINAD	1 kHz, -0.5 dBFS, sine wave input		107.5		dB
THD	1 kHz, -0.5 dBFS, sine wave input		-120		dB
SFDR			128		dBc
Low Power Mode	Decimation by 32, 32 kHz ODR				
Dynamic Range	Shorted input, wideband filter		108		dB
SNR	Sinc5 filter, 1 kHz, -0.5 dBFS, sine wave input		111		dB
	Wideband filter, 1 kHz, -0.5 dBFS, sine wave input		107.8		dB
SINAD	1 kHz, -0.5 dBFS, sine wave input		107.5		dB
THD	1 kHz, -0.5 dBFS, sine wave input		-120		dB
SFDR			128		dBc
<b>ACCURACY<sup>1</sup></b>					
INL	Endpoint method		±2		ppm of FSR
Offset Error <sup>2</sup>	DCLK frequency ≤ 24 MHz		±50		μV
	24 MHz to 32.768 MHz DCLK frequency		±75		μV
Offset Error Drift	DCLK frequency ≤ 24 MHz		±250		nV/°C
	24 MHz to 32.768 MHz DCLK frequency		±750		nV/°C
Gain Error <sup>2</sup>	$T_A = 25^\circ\text{C}$		±60		ppm/FSR
Gain Drift vs. Temperature			±0.5		ppm/°C
<b>LOGIC INPUTS</b>					
Input Voltage <sup>1</sup>					
$V_{\text{INH}}$		0.65 × IOVDD			V
$V_{\text{INL}}$				0.4	V
Hysteresis <sup>1</sup>		0.04		0.2	V
Leakage Current		-10	+0.03	+10	μA
	RESET pin	-10		+10	μA
<b>LOGIC OUTPUTS</b>					
Output Voltage <sup>1</sup>					
$V_{\text{OH}}$	$I_{\text{SOURCE}} = 200 \mu\text{A}$	0.8 × IOVDD			V
$V_{\text{OL}}$	$I_{\text{SINK}} = 400 \mu\text{A}$			0.4	V
Leakage Current	Floating state	-10		+10	μA
Output Capacitance	Floating state		10		pF

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
<b>POWER REQUIREMENTS</b>					
Power Supply Voltage					
AVDD1 – AVSS		4.5	5.0	5.5	V
AVDD2 – AVSS		2.0	2.25 to 5.0	5.5	V
AVSS – DGND		–2.75		0	V
IOVDD – DGND	DREGCAP shorted to IOVDD	1.72	1.8	1.88	V
<b>POWER SUPPLY CURRENTS<sup>1</sup></b>					
	Maximum output data rate, CMOS MCLK, eight DOUTx signals, all supplies at maximum voltages, all channels in Channel Mode A except where otherwise specified, eight channels active				
<b>Fast Mode</b>					
AVDD1 Current	Precharge reference buffers off		36	40	mA
	Precharge reference buffers on		57.5	64	mA
AVDD2 Current			37.5	40	mA
IOVDD Current	Wideband filter		63	66.8	mA
	Sinc5 filter		32	34.4	mA
<b>Median Mode</b>					
AVDD1 Current	Precharge reference buffers off		18.5	20.5	mA
	Precharge reference buffers on		29	32.5	mA
AVDD2 Current			21.3	23	mA
IOVDD Current	Wideband filter		34	36.8	mA
	Sinc5 filter		22	23.8	mA
<b>Low Power Mode</b>					
AVDD1 Current	Precharge reference buffers off		5.1	5.8	mA
	Precharge reference buffers on		8	9	mA
AVDD2 Current			9.3	10.1	mA
IOVDD Current	Wideband filter		11.6	12.9	mA
	Sinc5 filter		12	14.1	mA
<b>Two Channels Active</b>					
<b>Fast Mode</b>					
AVDD1 Current	Precharge reference buffers off		9.3	10.5	mA
	Precharge reference buffers on		14.7	16.6	mA
AVDD2 Current			9.5	10.5	mA
IOVDD Current	Wideband filter		33.8		mA
	Wideband filter, SPI mode only, disabled channels in Channel Mode A, and set to sinc5 filter		23.1		mA
	Sinc5 filter		11		mA
<b>Median Mode</b>					
AVDD1 Current	Precharge reference buffers off		4.8	5.5	mA
	Precharge reference buffers on		7.5	8.6	mA
AVDD2 Current			5.5	6.2	mA
IOVDD Current	Wideband filter		18.9		mA
	Wideband filter, SPI mode only; disabled channels in Channel Mode A, and set to sinc5 filter		13.4		mA
	Sinc5 filter		7.4		mA
<b>Low Power Mode</b>					
AVDD1 Current	Precharge reference buffers off		1.52	1.77	mA
	Precharge reference buffers on		2.2	2.6	mA
AVDD2 Current			2.4	3	mA
IOVDD Current	Wideband filter		7.6		mA
	Wideband filter, SPI mode only, disabled channels in Channel Mode A, and set to sinc5 filter		6.3		mA
	Sinc5 filter		4.8		mA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Standby Mode	All channels disabled (sinc5 filter enabled)		10	13	mA
Sleep Mode	Full power-down (SPI control mode)		0.73	1.2	mA
Crystal Excitation Current	Extra current in IOVDD when using an external crystal compared to using the CMOS MCLK		540		μA
POWER DISSIPATION <sup>1</sup>	External CMOS MCLK, all channels active, AVDD1 = AVDD2 = 5.5 V, IOVDD = 1.88 V, MCLK = 32.768 MHz, all channels in Channel Mode A except where otherwise noted				
Full Operating Mode	Analog precharge buffers on, eight channels active				
Wideband Filter					
Fast Mode	Reference precharge buffers on		638	704	mW
Median Mode	Reference precharge buffers on		342	375	mW
Low Power Mode	Reference precharge buffers on		118	130	mW
Sinc5 Filter					
Fast Mode	Reference precharge buffers off		455		mW
Median Mode	Reference precharge buffers off		248		mW
Low Power Mode	Reference precharge buffers off		94		mW

<sup>1</sup> These specifications are not production tested but are supported by characterization data at initial product release.

<sup>2</sup> Following a system zero-scale calibration, the offset error is in the order of the noise for the programmed ODR selected. A system full-scale calibration reduces the gain error to the order of the noise for the programmed ODR.

**TIMING SPECIFICATIONS**

AVDD1A = AVDD1B = 5 V, AVDD2A = AVDD2B = 5 V, IOVDD = 2.25 V to 3.6 V, Input Logic 0 = DGND, Input Logic 1 = IOVDD, load capacitance ( $C_{LOAD}$ ) = 10 pF on the DCLK pin,  $C_{LOAD}$  = 20 pF on the other digital outputs,  $REF_{X+}$  = 4.096 V,  $T_A$  =  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ . See Table 5 and Table 6 for timing specifications at 1.8 V IOVDD. See the [AD7768](#) data sheet for information about the RETIME\_EN bit.  $t_{ODR}$  is the ODR time period.

**Table 3. Data Interface Timing<sup>1, 2</sup>**

Parameter	Description	Test Conditions/Comments	Min	Typ	Max	Unit
MCLK	Master clock		1.15		34	MHz
$f_{MOD}$	Modulator frequency	Fast mode Median mode Low power mode		MCLK/4 MCLK/8 MCLK/32		Hz Hz Hz
$t_1$	$\overline{DRDY}$ high time	DCLK time period ( $t_{DCLK}$ ) = $t_8 + t_9$	$t_{DCLK} - 10\%$	28		ns
$t_2$	DCLK rising edge to $\overline{DRDY}$ rising edge				2	ns
$t_3$	DCLK rising to $\overline{DRDY}$ falling		-3.5		0	ns
$t_4$	DCLK rise to DOUTx valid				1.5	ns
$t_5$	DCLK rise to DOUTx invalid		-3			ns
$t_6$	DOUTx valid to DCLK falling		9.5	$t_{DCLK}/2$		ns
$t_7$	DCLK falling edge to DOUTx invalid		9.5	$t_{DCLK}/2$		ns
$t_8$	DCLK high time, DCLK = MCLK/1 $t_{8a}$ = DCLK = MCLK/2 $t_{8b}$ = DCLK = MCLK/4 $t_{8c}$ = DCLK = MCLK/8	50:50 CMOS clock $t_{MCLK} = 1/MCLK$	$t_{DCLK}/2$	$t_{DCLK}/2$ $t_{MCLK}$ $2 \times t_{MCLK}$ $4 \times t_{MCLK}$	$(t_{DCLK}/2) + 5$	ns ns ns ns
$t_9$	DCLK low time DCLK = MCLK/1 $t_{9a}$ = DCLK = MCLK/2 $t_{9b}$ = DCLK = MCLK/4 $t_{9c}$ = DCLK = MCLK/8	50:50 CMOS clock	$(t_{DCLK}/2) - 5$	$t_{MCLK}/2$ $t_{MCLK}$ $2 \times t_{MCLK}$ $4 \times t_{MCLK}$	$t_{DCLK}/2$	ns ns ns ns
$t_{10}$	MCLK rising to DCLK rising	CMOS clock			30	ns
$t_{11}$	Setup time (daisy-chain inputs)	DOUT6 and DOUT7	14			ns
$t_{12}$	Hold time (daisy-chain inputs)	DOUT6 and DOUT7	0			ns
$t_{13}$	$\overline{START}$ low time		$1 \times t_{MCLK}$			ns
$t_{14}$	MCLK to $\overline{SYNC\_OUT}$ valid	CMOS clock $\overline{SYNC\_OUT}$ RETIME_EN bit disabled, measured from falling edge of MCLK $\overline{SYNC\_OUT}$ RETIME_EN bit enabled, measured from rising edge of MCLK	4.5 9.5		22 27.5	ns ns
$t_{15}$	$\overline{SYNC\_IN}$ setup time	CMOS clock	0			ns
$t_{16}$	$\overline{SYNC\_IN}$ hold time	CMOS clock	10			ns

<sup>1</sup> These specifications are not production tested but are supported by characterization data at initial product release.

<sup>2</sup> See Figure 2 to Figure 6.

Table 4. SPI Control Interface Timing<sup>1,2</sup>

Parameter	Description	Test Conditions/Comments	Min	Typ	Max	Unit
t <sub>17</sub>	SCLK period		100			ns
t <sub>18</sub>	$\overline{CS}$ falling edge to SCLK rising edge		26.5			ns
t <sub>19</sub>	SCLK falling edge to $\overline{CS}$ rising edge		27			ns
t <sub>20</sub>	$\overline{CS}$ falling edge to data output enable		22.5		40.5	ns
t <sub>21</sub>	SCLK high time		20	50		ns
t <sub>22</sub>	SCLK low time		20	50		ns
t <sub>23</sub>	SCLK falling edge to SDO valid				15	ns
t <sub>24</sub>	SDO hold time after SCLK falling		7			ns
t <sub>25</sub>	SDI setup time		0			ns
t <sub>26</sub>	SDI hold time		6			ns
t <sub>27</sub>	SCLK enable time		0			ns
t <sub>28</sub>	SCLK disable time		0			ns
t <sub>29</sub>	$\overline{CS}$ high time		10			ns
t <sub>30</sub>	$\overline{CS}$ low time	f <sub>MOD</sub> = MCLK/4	1.1 × t <sub>MCLK</sub>			ns
		f <sub>MOD</sub> = MCLK/8	2.2 × t <sub>MCLK</sub>			ns
		f <sub>MOD</sub> = MCLK/32	8.8 × t <sub>MCLK</sub>			ns

<sup>1</sup> These specifications are not production tested but are supported by characterization data at initial product release.

<sup>2</sup> See Figure 7 to Figure 9.

## 1.8 V IOVDD TIMING SPECIFICATIONS

AVDD1A = AVDD1B = 5 V, AVDD2A = AVDD2B = 5 V, IOVDD = 1.72 V to 1.88 V (DREGCAP tied to IOVDD), Input Logic 0 = DGND, Input Logic 1 = IOVDD, C<sub>LOAD</sub> = 10 pF on DCLK pin, C<sub>LOAD</sub> = 20 pF on other digital outputs, T<sub>A</sub> = -40°C to +105°C. See the [AD7768](#) data sheet for information about the RETIME\_EN bit. t<sub>ODR</sub> is the ODR time period.

Table 5. Data Interface Timing<sup>1,2</sup>

Parameter	Description	Test Conditions/Comments	Min	Typ	Max	Unit
MCLK	Master clock		1.15		34	MHz
f <sub>MOD</sub>	Modulator frequency	Fast mode		MCLK/4		Hz
		Median mode		MCLK/8		Hz
		Low power mode		MCLK/32		Hz
t <sub>1</sub>	$\overline{DRDY}$ high time		t <sub>DCLK</sub> - 10%	28		ns
t <sub>2</sub>	DCLK rising edge to $\overline{DRDY}$ rising edge				2	ns
t <sub>3</sub>	DCLK rising to $\overline{DRDY}$ falling		-4.5		0	ns
t <sub>4</sub>	DCLK rise to DOUTx valid				2.0	ns
t <sub>5</sub>	DCLK rise to DOUTx invalid		-4			ns
t <sub>6</sub>	DOUTx valid to DCLK falling		8.5	t <sub>DCLK</sub> /2		ns
t <sub>7</sub>	DCLK falling edge to DOUTx invalid		8.5	t <sub>DCLK</sub> /2		ns
t <sub>8</sub>	DCLK high time, DCLK = MCLK/1	50:50 CMOS clock	t <sub>DCLK</sub> /2	t <sub>DCLK</sub> /2	(t <sub>DCLK</sub> /2) + 5	ns
	t <sub>8a</sub> = DCLK = MCLK/2			t <sub>MCLK</sub>		ns
	t <sub>8b</sub> = DCLK = MCLK/4			2 × t <sub>MCLK</sub>		ns
	t <sub>8c</sub> = DCLK = MCLK/8			4 × t <sub>MCLK</sub>		ns
t <sub>9</sub>	DCLK low time DCLK = MCLK/1	50:50 CMOS clock	(t <sub>DCLK</sub> /2) - 5	t <sub>MCLK</sub> /2	t <sub>DCLK</sub> /2	ns
	t <sub>9a</sub> = DCLK = MCLK/2			t <sub>MCLK</sub>		ns
	t <sub>9b</sub> = DCLK = MCLK/4			2 × t <sub>MCLK</sub>		ns
	t <sub>9c</sub> = DCLK = MCLK/8			4 × t <sub>MCLK</sub>		ns
t <sub>10</sub>	MCLK rising to DCLK rising	CMOS clock			37	ns
t <sub>11</sub>	Setup time (daisy-chain inputs)	DOUT6 and DOUT7	14			ns
t <sub>12</sub>	Hold time (daisy-chain inputs)	DOUT6 and DOUT7	0			ns
t <sub>13</sub>	$\overline{START}$ low time		1 × t <sub>MCLK</sub>			ns

Parameter	Description	Test Conditions/Comments	Min	Typ	Max	Unit
t <sub>14</sub>	MCLK to SYNC_OUT valid	CMOS clock SYNC_OUT RETIME_EN bit disabled, measured from falling edge of MCLK	10		31	ns
		SYNC_OUT RETIME_EN bit enabled, measured from rising edge of MCLK	15		37	ns
t <sub>15</sub>	SYNC_IN setup time	CMOS clock	0			ns
t <sub>16</sub>	SYNC_IN hold time	CMOS clock	11			ns

<sup>1</sup> These specifications are not production tested but are supported by characterization data at initial product release.

<sup>2</sup> See Figure 2 to Figure 6.

**Table 6. SPI Control Interface Timing<sup>1,2</sup>**

Parameter	Description	Test Conditions/Comments	Min	Typ	Max	Unit
t <sub>17</sub>	SCLK period		100			ns
t <sub>18</sub>	$\overline{CS}$ falling edge to SCLK rising edge		31.5			ns
t <sub>19</sub>	SCLK falling edge to $\overline{CS}$ rising edge		30			ns
t <sub>20</sub>	$\overline{CS}$ falling edge to data output enable		29		54	ns
t <sub>21</sub>	SCLK high time		20	50		ns
t <sub>22</sub>	SCLK low time		20	50		ns
t <sub>23</sub>	SCLK falling edge to SDO valid				16	ns
t <sub>24</sub>	SDO hold time after SCLK falling		7			ns
t <sub>25</sub>	SDI setup time		0			ns
t <sub>26</sub>	SDI hold time		10			ns
t <sub>27</sub>	SCLK enable time		0			ns
t <sub>28</sub>	SCLK disable time		0			ns
t <sub>29</sub>	$\overline{CS}$ high time		10			ns
t <sub>30</sub>	$\overline{CS}$ low time	f <sub>MOD</sub> = MCLK/4	1.1 × t <sub>MCLK</sub>			ns
		f <sub>MOD</sub> = MCLK/8	2.2 × t <sub>MCLK</sub>			ns
		f <sub>MOD</sub> = MCLK/32	8.8 × t <sub>MCLK</sub>			ns

<sup>1</sup> These specifications are not production tested but are supported by characterization data at initial product release.

<sup>2</sup> See Figure 7 to Figure 9.

Timing Diagrams




Figure 2. Data Interface Timing Diagram

25518-002




Figure 3. MCLK to DCLK Divider Timing Diagram

25518-003




Figure 4. Daisy-Chain Setup and Hold Timing Diagram

25518-004




Figure 5. Asynchronous  $\overline{START}$  and  $\overline{SYNC\_OUT}$  Timing Diagram

25518-005




Figure 6. Synchronous SYNC\_IN Pulse Timing Diagram

25518-006




Figure 7. SPI Serial Read Timing Diagram

25518-007




Figure 8. SPI Serial Write Timing Diagram

25518-008




Figure 9. SCLK Enable and Disable Timing Diagram

25518-009



## ABSOLUTE MAXIMUM RATINGS

Table 7.

Parameter	Rating
AVDD1, AVDD2 to AVSS <sup>1</sup>	-0.3 V to +6.5 V
AVDD1 to DGND	-0.3 V to +6.5 V
IOVDD to DGND	-0.3 V to +6.5 V
IOVDD, DREGCAP to DGND (IOVDD Tied to DREGCAP for 1.8 V Operation)	-0.3 V to +2.25 V
IOVDD to AVSS	-0.3 V to +7.5 V
AVSS to DGND	-3.25 V to +0.3 V
Analog Input Voltage to AVSS	-0.3 V to AVDD1 + 0.3 V
Reference Input Voltage to AVSS	-0.3 V to AVDD1 + 0.3 V
Digital Input Voltage to DGND	-0.3 V to IOVDD + 0.3 V
Digital Output Voltage to DGND	-0.3 V to IOVDD + 0.3 V
Operating Temperature Range	-40°C to +105°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	150°C
Maximum Package Classification Temperature	260°C

<sup>1</sup> Transient currents of up to 100 mA do not cause silicon controlled rectifier (SCR) latch-up.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 10. Pad Configuration

Table 8. Pad Function Descriptions

Pad No.	Mnemonic	Pad Type	X-Axis (µm)	Y-Axis (µm)	Description
1	AIN1-	Single	-3435	2307	Negative Analog Input to ADC Channel 1.
2	AIN1+	Single	-3435	2186	Positive Analog Input to ADC Channel 1.
3	AVSS1A	Single	-3435	1544	Negative Analog Supply. AVSS1A is nominally 0 V.
4	AVDD1A	Single	-3435	1228	Analog Supply Voltage, 5 V ± 10% with Respect to AVSS.
5A	REF1-	Double	-3435	754	Negative reference terminal for Channel 0 to Channel 3. The REF1- voltage range is from AVSS to (AVDD1 - 1 V).
5B	REF1-	Double	-3435	633	Negative reference terminal for Channel 0 to Channel 3. The REF1- voltage range is from AVSS to (AVDD1 - 1 V).
6A	REF1+	Double	-3435	513	Positive reference terminal for Channel 0 to Channel 3. The REF1+ voltage range is from (AVSS + 1 V) to AVDD1.
6B	REF1+	Double	-3435	392	Positive reference terminal for Channel 0 to Channel 3. The REF1+ voltage range is from (AVSS + 1 V) to AVDD1.
7	AIN2-	Single	-3435	159	Negative Analog Input to ADC Channel 2.
8	AIN2+	Single	-3435	39	Positive Analog Input to ADC Channel 2.
9	AIN3-	Single	-3435	-535	Negative Analog Input to ADC Channel 3.
10	AIN3+	Single	-3435	-656	Positive Analog Input to ADC Channel 3.

Pad No.	Mnemonic	Pad Type	X-Axis (μm)	Y-Axis (μm)	Description
11	FILTER/GPIO4	Single	-3435	-1415	Filter Select/General-Purpose Input/Output 4. In pin control mode, FILTER/GPIO4 selects the filter type. In SPI control mode, FILTER/GPIO4 can be used as a general-purpose input/output.
12	MODE0/GP100	Single	-3435	-1629	Mode Selection/General-Purpose I/O Pin 0.
13	MODE1/GP101	Single	-3435	-1948	Mode Selection/General-Purpose I/O Pin 1.
14	MODE2/GP102	Single	-3435	-2162	Mode Selection/General-Purpose I/O Pin 2.
15	MODE3/GP103	Single	-3435	-2376	Mode Selection/General-Purpose I/O Pin 3.
16	ST0/ $\overline{CS}$	Single	-3435	-2610	Standby 0/Chip Select Input.
17	ST1/SCLK	Single	-2610	-2835	Standby 1/Serial Clock Input.
18	DEC1/SDI	Single	-2296	-2835	Decimation Rate Control Input 1/Serial Data Input.
19	DEC0/SDO	Single	-1982	-2835	Decimation Rate Control Input 0/Serial Data Output.
20	DOUT7	Single	-1668	-2835	Conversion Data Output 7.
21	DOUT6	Single	-1355	-2835	Conversion Data Output 6.
22	DOUT5	Single	-1041	-2835	Conversion Data Output 5.
23	DOUT4	Single	-727	-2835	Conversion Data Output 4.
24	DOUT3	Single	-413	-2835	Conversion Data Output 3.
25	DOUT2	Single	-94	-2835	Conversion Data Output 2.
26	DOUT1	Single	219	-2835	Conversion Data Output 1.
27	DOUT0	Single	533	-2835	Conversion Data Output 0.
28	DCLK	Single	847	-2835	ADC Conversion Data Clock.
29	$\overline{DRDY}$	Single	1161	-2835	Data Ready.
30	$\overline{RESET}$	Single	1475	-2835	Hardware Asynchronous Reset Input.
31	XTAL1	Single	2884	-2835	Input 1 for Crystal or Connection to an LVDS Clock.
32	XTAL2/MCLK	Single	3089	-2835	Input 2 for CMOS or Crystal/LVDS Sampling Clock.
33	DGND	Single	3435	-2565	Digital Ground. DGND is nominally 0 V.
34A	DREGCAP	Double	3437	-2435	Digital Low Dropout (LDO) Regulator Output.
34B	DREGCAP	Double	3437	-2323	Digital LDO Regulator Output.
35	IOVDD	Single	3435	-1993	Digital Supply. IOVDD sets the logic levels for all interface pins.
36	$\overline{SYNC\_IN}$	Single	3435	-1853	Synchronization Input. $\overline{SYNC\_IN}$ receives the synchronous signal from $\overline{SYNC\_OUT}$ .
37	$\overline{START}$	Single	3435	-1639	Start Signal. The $\overline{START}$ pulse synchronizes the AD7768-CHIPS to other devices. The signal can be asynchronous
38	$\overline{SYNC\_OUT}$	Single	3435	-1425	Synchronization Output. $\overline{SYNC\_OUT}$ operates only when the $\overline{START}$ input is used.
39	AIN7+	Single	3435	-656	Positive Analog Input to ADC Channel 7.
40	AIN7-	Single	3435	-535	Negative Analog Input to ADC Channel 7.
41	AIN6+	Single	3435	39	Positive Analog Input to ADC Channel 6.
42	AIN6-	Single	3435	159	Negative Analog Input to ADC Channel 6.
43A	REF2+	Double	3435	392	Reference Input, Positive. REF2+ is the positive reference terminal for Channel 4 to Channel 7.
43B	REF2+	Double	3435	513	Reference Input, Positive. REF2+ is the positive reference terminal for Channel 4 to Channel 7.
44A	REF2-	Double	3435	633	Reference Input, Negative. REF2- is the negative reference terminal for Channel 4 to Channel 7.
44B	REF2-	Double	3435	754	Reference Input, Negative. REF2- is the negative reference terminal for Channel 4 to Channel 7.
45	AVDD1B	Single	3435	1228	Analog Supply Voltage. AVDD1B is 5 V $\pm$ 10% with respect to AVSS.
46	AVSS1B	Single	3435	1544	Negative Analog Supply. AVSS1B is nominally 0 V.
47	AIN5+	Single	3435	2186	Positive Analog Input to ADC Channel 5.
48	AIN5-	Single	3435	2307	Negative Analog Input to ADC Channel 5.
49	AIN4+	Single	3197	2835	Positive Analog Input to ADC Channel 4.
50	AIN4-	Single	3076	2835	Negative Analog Input to ADC Channel 4.
51	AVSS2B	Single	2808	2835	Negative Analog Supply. AVSS2B is nominally 0 V.

Pad No.	Mnemonic	Pad Type	X-Axis ( $\mu\text{m}$ )	Y-Axis ( $\mu\text{m}$ )	Description
52A	REGCAPB	Double	2529	2837	Analog LDO Regulator Output.
52B	REGCAPB	Double	2415	2837	Analog LDO Regulator Output.
53	AVDD2B	Single	2035	2835	Analog Supply Voltage. AVDD2B is 2 V to 5.5 V with respect to AVSS.
54	AVSS	Single	885	2835	Negative Analog Supply. AVSS is nominally 0 V.
55	FORMAT1	Single	479	2835	Format Selection.
56	FORMAT0	Single	165	2835	Format Selection.
57	$\overline{\text{PIN}}/\text{SPI}$	Single	-155	2835	Pin Control/SPI Control. $\overline{\text{PIN}}/\text{SPI}$ sets the control method.
58	CLK_SEL	Single	-469	2835	Clock Select.
59A	VCM	Double	-819	2835	Common-Mode Voltage Output. VCM outputs (AVDD1 – AVSS)/2 V, which is 2.5 V by default in pin control mode.
59B	VCM	Double	-940	2835	Common-Mode Voltage Output. VCM outputs (AVDD1 – AVSS)/2 V, which is 2.5 V by default in pin control mode.
60	AVDD2A	Single	-2035	2835	Analog Supply Voltage. AVDD2A is 2 V to 5.5 V with respect to AVSS.
61A	REGCAPA	Double	-2415	2835	Analog LDO Regulator Output.
61B	REGCAPA	Double	-2529	2835	Analog LDO Regulator Output.
62	AVSS2A	Single	-2808	2835	Negative Analog Supply.
63	AIN0-	Single	-3076	2835	Negative Analog Input to ADC Channel 0.
64	AIN0+	Single	-3197	2835	Positive Analog Input to ADC Channel 0.

### OUTLINE DIMENSIONS




Figure 11. 64-Pad Bare Die [CHIP]  
(C-64-1)  
Dimensions shown in millimeters

### DIE SPECIFICATIONS AND ASSEMBLY RECOMMENDATIONS

Table 9. Die Specifications

Parameter	Value	Unit
Die Size	7080 × 5880	μm
Thickness	305	μm
Bond Pad	70 × 70	μm
Bond Pad Composition	0.5 aluminum copper (AlCu)	%

Table 10. Assembly Recommendations

Assembly Component	Recommendation
Die Attach	Epoxy dispense
Bonding Method	Thermosonic gold ball bonding
Bonding Sequence	Bond Pad 54 (AVSS) first

**ORDERING GUIDE**

<b>Model<sup>1</sup></b>	<b>Temperature Range</b>	<b>Package Description</b>	<b>Package Option</b>
AD7768-CHIPS	-40°C to +105°C	64-Pad Bare Die [CHIP], Waffle Pack	C-64-1

<sup>1</sup> AD7768-CHIPS is RoHS compliant.