

# Low Cost Dual Slope A/D Converter

#### **FEATURES**

3½ BCD Digits or 11 Bits Plus Sign Accepts Bipolar or Unipolar Input Signals Requires Only +5V Power 40dB Normal Mode Noise Rejection Analog Input Overvoltage Protected Automatic Zero Correction Can Drive Display and/or Feed Computer User Choice of Three Triggering Methods Capable of Ratiometric Operation

GENERAL DESCRIPTION


The ADC1100 is a dual slope integrating analog-to-digital converter with 3½ BCD digit or 11 binary bit resolution. It accepts an analog input signal within the nominal range of ±200mV, and converts the average value during the input integration time period to parallel output sign-magnitude BCD or sign-magnitude binary data. The unit is packaged in a small 2" x 4" x 0.4" module, and requires only +5V power.

#### **EXCELLENT NOISE REJECTION**

Because the ADC1100's output is based on the average value of the input signal during the input integration time period, inaccuracies due to noise spikes are greatly suppressed. In addition, with the input integration time period set equal to one cycle of the power line, the integral of any power line noise is equal to zero. This results in a normal mode power line noise rejection ratio of at least 40dB. By locking the input integration time precisely to one period of the power line using an external phase locked loop, this ratio can be increased to over 80dB. Since the excellent noise rejection is achieved without any input filtering, the analog input settling time required prior to the commencement of a conversion is zero.


# APPLICATIONS

With the only power required being +5V, and with its excellent noise rejection, the ADC1100 is an ideal choice for installation at transducer locations. The BCD coded version is also well suited for many behind-the-panel applications because it allows the instrument designer complete freedom in choosing a display. For example, it may be desirable to share a single display with more than one digital output device, or to display a digital output scaled quite differently from the ADC1100/BCD's ±199.9mV input range.



TIMING INFORMATION

As shown in Figure 1, each conversion begins with an automatic zero correction cycle. Polarity data is valid anytime after the completion of the input signal integration time period, and it remains latched in one polarity until such time as a conversion is performed with an input signal of the opposite polarity. The digital output data is valid no later than 50ns prior to the READY output's "0" to "1" transition. This "set up" time is sufficient to allow the output data to be strobed into a following register or latch on the READY output's "0" to "1" edge. In the event of an overlange input signal, the OVERLOAD output will go from "0" to "1" at the end of the conversion. It will remain latched in the "1" state until a normal conversion has been performed.



<sup>1</sup> Reference integration time  $t \cong \frac{c_1N}{200mV} \times 16.67ms$ . In the event of an over loaded input,  $t_{max} = 50ms$ . (The times shown are those obtained when the unit is set for 60Hz noise rejection.)

Figure 1. Timing Diagram

# **SPECIFICATIONS** (typical @ +25°C and +5.0V dc unless otherwise noted)

3/98		
ADC1100/BCD	ADC1100/BIN	OUTLINE DIMENSIONS AND
3½ BCD digits plus sign	11 Rits Plus Sign	PIN DESIGNATIONS
JAZ DOD digits plus sign	TT Dies Tius Oign	Dimensions shown in inches and (mm).
+0.05%	*	2.02 (51.3) MAX
		1
20.170		0.42 (10.7)
150 00	*	
±50ppm/ C max	*	0.2 (5.1) MIN.
±2ppm/ C max		
	111111111111	<b>4</b> 36 37 <b>4</b>
	±204.7mV	
	*	
10 <sup>8</sup> ohms min	*	
1.5nA max	*	\ <u>\{\}</u>
	*	
40dB min @ 60Hz <sup>2</sup>	*	
		WAX X
42ms max <sup>3</sup>	*	19 540 €
70ms max	*	18 550
Wsec	*	\$ 4
0 to 20 sec	*	
20 to 40	*	
10 10 40/300		
	\ * \	\$
	] * ] / /	8
Logie 0" = Positive Sign:	ay 1	
Logic "1" = Negative Sigr	fal Z / /	72
	ノ*	BOTTOM VIEW - GRID (.1' (2.5)
	* [	
	*	Note:
Logic "1" = Overload	*	Terminal pins installed only in shaded hole
		locations. Pins 33 and 34 installed in ADC110
2 TTL Unit Loads	*	BCD only. All pins are gold plated half-hard
2 TTL Unit Loads	*	brass, (MIL-G-45 204), 0.019 (0.48) dia
+5.00V dc ±5%	*	0.2 (5.1) min. length.
@ 200mA tvp.		For plug-in mounting card order Board No.
3000 C C C C C C C C C C C C C C C C C C		AC1550
0.01%/%△V <sub>S</sub>	*	
0		BLOCK DIAGRAM
0 to +70°C	*	AND PIN DESIGNATIONS
-25°C to +85°C	*	
		ANALOG SIGNAL OVERVOLTAGE OF 72 INPUT
		BUFFER
		INTEGRATOR
		67 ANALO
		HOLD 8 O AUTOMATIC COMPARATOR 64 REF IN COMPARATOR
	200	READY 10 O CORRECT COMPARATOR
IB minimum when unit is calib	rated for 50Hz	61 REF OU
when the unit is calibrated for 6	OHz poice rejection	[14] 0
		15 CONTROL LOGIC
oads each, with a Logic "1" >	+2.4V @ 240µA max	"   "
*************************************		
ed to pull-up resistors. It is thus	s assured that	REF
	For both in-	ZENER T
	OUT	PUTS 24 O COUNTER
tice.	(SEE TA	ABLE) 25 0
tice.		
Γ PIN DESIGNATIONS		
	3½ BCD digits plus sign  ±0.05% ±0.1%  ±50ppm/°C max  ±199.9mV 0.1mV/LSB 108 ohms min 1.5nA max ±20V¹ 40dB min @ 60Hz²  42ms max³ 70ms max   4/sec 0 to 20/sec 20 to 40/sec 1 ositive True Logic Logic "1" = Negative Sign Logic "1" = Ready Logic "0" = Rormal Logic "1" = Ready Logic "0" = Normal Logic "1" = Overload  2 TTL Unit Loads 2 TTL Unit Loads 2 TTL Unit Loads 45.00V dc ±5% @ 200mA typ, 250mA max 0.01%/%△Vs  0 to +70°C -25°C to +85°C  The input continuously without centarily. The input continuously without centarily centa	### BCD digits plus sign 11 Bits Plus Sign   ###################################

400 800 1000

MSB

100

200

20

LSB Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2

40 DIGITAL GRD 39 CLOCK IN 38 CLOCK OUT 37 +5VDC

PIN


ADC1100/BCD

ADC1100/BIN

#### **CLOCK CONNECTIONS**

The ADC1100 is normally connected to its own internal clock. This is accomplished by jumpering CLOCK OUT (pin 38) to CLOCK IN (pin 39). The internal clock is factory set to operate at a nominal frequency of 120kHz, which results in an input signal integration time period of 16 2/3ms. Since 16 2/3ms is equal to one cycle of a 60Hz power line, any 60Hz noise appearing on the input will have an integral of zero, and thus will not affect the digital output.

Under certain circumstances, it may be desirable to be able to adjust the internal clock's frequency. Figure 2 shows how this may be accomplished with suitable connections to pin 42 (which otherwise would have nothing connected to it).



With R1 = 2200 ohms and R2 = 470 ohms, this circuit can be used to optimize the rejection of 60Hz normal mode noise. The potentiometer is used to adjust the input integration time period to be exactly equal to one cycle of a power line that has a nominal frequency of 60Hz. With R1 = 470 ohms and R2 = 2700 ohms, the clock will operate at a nominal frequency of 100kHz. This gives an input integration time of 20ms, which is equal to one cycle of a 50Hz power line. The potentiometer is then used to optimize the rejection of 50Hz noise.

# GAIN ADJUSTMENT

The gain of the ADC1100 is set with a 50 ohm, 20 turn potentiometer whose wiper is connected to pin 64. One end of the potentiometer is connected to pin 60, and the other end to pin 61. BCD coded units are calibrated by applying an input signal of 199.85mV and then adjusting the gain adjustment potentiometer until the converter's output is just on the verge of switching between output codes 1998 and 1999. Binary coded units are calibrated by applying a 204.65mV input and adjusting the gain potentiometer until the converter's output is just on the verge of switching from 11111111111 to 11111111111. If exact gain calibration is not required, the gain adjustment potentiometer can be deleted, and pins 60, 61, and 64 are then jumpered together.

## OFFSET ADJUSTMENT

The ADC1100 goes into an automatic zero correction cycle at the beginning of each conversion. It does not, therefore, require any external zero or offset adjustment. However, in the event the input signal contains an externally generated offset of up to  $\pm 1$ mV, it could be cancelled out with the circuit shown in Figure 3 (pin 66 normally has nothing connected to it).




Figure 3. Offset Adjustment

#### TRIGGERING CONVERSIONS

The ADC1100 may be triggered in any of three ways. The first is the easiest to implement. With no connections to TRIGGER (pin 11) or HOLD (pin 8), the unit will continuously perform conversions at the rate of about 4 conversions/second. With no connections to TRIGGER (pin 11), and with HOLD (pin 8) jumpered to READY (pin 10), the ADC1100 will perform continuous conversions, with a new conversion beginning as soon as the conversion in progress is completed. The READY output (pin 10) remains at a Logical "1" for approximately 100ns between conversions. The conversion rate depends upon the magnitude of the input signal. With the clock operating at 120kHz (for optimum rejection of 60Hz noise), and with a nonoverloaded input, that rate will vary from about 23/sec. to about 40/sec.

about 40/sec. Finally, the ADC1100 can be commanded to make a conversion upon receipt of an externally generated pulse. Figure 4A shows how the unit s triggered with a positive-going pulse, and Figure 4B describes triggering with a negative-going ulse. ADC1100 0 N.C. O 11 200ns to 100µs ADC1100 0 8 A 0 11 200ns to 20ms

Figure 4. External Triggering


When using a positive-going trigger pulse the conversion commences (and the READY output goes from "1" to "0") approximately 100ns after the leading edge ("0" to "1" transition) of the trigger pulse. When using a negative-going pulse, the conversion begins about 100ns following the pulse's trailing edge ("0" to "1" transition). Should a trigger pulse be received while a conversion is in progress, it will be ignored, and the conversion in progress will continue to completion.

#### POWER AND GROUND CONNECTIONS

Digital ground (pin 40) and analog ground (pin 67) should be tied together externally with a good ground bus connection. Care should be taken to ensure that no digital ground return signals are carried in the analog input's ground return lead. The +5V power input is internally bypassed with a  $10\mu$ F capacitor, but additional bypass capacitance can be added externally if desired. Analog Devices' model 906 modular power supply is an ideal power source for the ADC1100. It supplies +5V at up to 250mA.

### LATCHED DATA OUTPUTS

When the digital outputs of the ADC1100/BCD are used to drive a display, it may be desirable to have the data latched to keep the display from blinking. This can be easily accomplished using only two external digital ICs, as shown in Figure 5. Note that no latching circuitry is shown for the overload, sign, and "1000" outputs. None is required. These outputs are latched, and, therefore, do not require external latching. The latched data is updated on the "0" to "1" transition of the READY output (pin 10), which occurs at the completion of each conversion.



It can be used with either 50Hz or 60Hz power lines. Because of the long time constant in the phase locked loop, it may take as long as three minutes for the loop to lock onto the power line frequency following initial power turn-on.




Figure 6a. Phase Locked Clock Circuitry For ADC1100/BCD





Figure 6b. Phase Locked Clock Circuitry For ADC1100/BIN

#### USING EXTERNAL COUNTERS

The ADC1100 can be used to produce an output pulse train, the number of pulses in which is proportional to the analog input voltage. This pulse train output can be applied to external counters to implement nearly any counting scheme desired. For example, Figure 7 shows a circuit using the ADC1100/BCD which gives a full scale count of 9995, where the least significant digit has only two possible values, 0 or 5. The counter would count in the following sequence: 1890, 1895, 1900, 1905, etc.



When designing external counter systems, it is only becessary to remember that BCD coded units produce exactly 1999 pulses and binary coded units produce exactly 2047 pulses for plus or minus full scale inputs. Smaller inputs yield proportionately smaller numbers of pulses. The "Pulse Generating Circuit" of Figure 7 can be used with either binary or BCD coded units.

# RATIOMETRIC OPERATION

There may be instances where it would be desirable to measure the ratio of two voltages, rather than the specific value of one voltage. For example, the ratio of a strain gauge load cell's output to its excitation voltage may be highly accurate and repeatable, but the excitation voltage itself may vary somewhat. If the excitation voltage is applied to the reference input (pin 64) and the cell's output is applied to the analog input (pin 72), then the ADC1100's digital output will be the ratio of the two: digital output = V<sub>IN</sub>/V<sub>REF</sub> x (Full Scale Digital Output). Thus, variations in the excitation voltage will not affect the digital output. The voltage source driving the reference input should have a source impedance of 1000 ohms or less. For best operation, the reference input voltage should be kept within the range of +100mV to +300mV, but in any case cannot exceed ±1V without risking damage to the unit. Care should be taken to ensure that the reference voltage is accurately referred to analog ground (pin 67). The ADC1100 will exhibit a gain TC of ±15ppm/°C or better in this mode of operation.