

D

C

B

A

6

5

4

3

2

1


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

C

B

A



COMPANY:		Analog Devices Inc.	
TITLE: EVAL-ADF7xxxMB4 Schematic			
CODE:	SIZE:	DRAWING NO: EVAL-ADF7xxxMB4Z	REV: B
SCALE:		SHEET: 1 OF 12	

6

5

4

3

2

1

D

C

B

A


D

C

B

A

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY:		Analog Devices Inc.	
TITLE:			
EVAL-ADF7xxxMB4 Schematic			
CODE:	SIZE:	DRAWING NO:	REV:
		EVAL-ADF7xxxMB4Z	B
SCALE:		SHEET: 2 OF 12	

DRAWN:	DATED:
Vincent Heffernan	7/24/13
CHECKED:	DATED:
SRD Team	
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

6

5

4

3

2

1

D

C

B

A


D

C

B

A

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY:				Analog Devices Inc.			
TITLE:							
EVAL-ADF7xxxMB4 Schematic							
CODE:		SIZE:		DRAWING NO:			REV:
EVAL-ADF7xxxMB4Z							B
SCALE:						SHEET: 3 OF 12	

DRAWN: Vincent Heffernan	DATED: 7/24/13
CHECKED: SRD Team	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

D

C

B

A

6


5

4

3

2

1



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

C

B

A

COMPANY: Analog Devices Inc.			
TITLE: EVAL-ADF7xxxMB4 Schematic			
CODE:	SIZE:	DRAWING NO:	REV:
		EVAL-ADF7xxxMB4Z	B
SCALE:		SHEET: 4 OF 12	

DRAWN: Vincent Heffernan	DATED: 7/24/13
CHECKED: SRD Team	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

6

5


4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



DRAWN: Vincent Heffernan	DATED: 7/24/13
CHECKED: SRD Team	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

COMPANY: Analog Devices Inc.			
TITLE: EVAL-ADF7xxxMB4 Schematic			
CODE:	SIZE:	DRAWING NO:	REV:
EVAL-ADF7xxxMB4Z			B
SCALE:			SHEET: 5 OF 12

6

5

4

3

2

1

D

C

B




A

D

C

B

A



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

COMPANY:				Analog Devices Inc.			
TITLE:				EVAL-ADF7xxxMB4 Schematic			
CODE:	SIZE:	DRAWING NO:		REV:		B	
EVAL-ADF7xxxMB4Z		SHEET: 7		OF 12			

DRAWN:	DATED:
Vincent Heffernan	7/24/13
CHECKED:	DATED:
SRD Team	
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

D

C

B

A

6



5

4




3

2

1



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



D

C

B

A

DRAWN: Vincent Heffernan	DATED: 7/24/13
CHECKED: SRD Team	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

COMPANY: Analog Devices Inc.			
TITLE: EVAL-ADF7xxxMB4 Schematic			
CODE:	SIZE:	DRAWING NO: EVAL-ADF7xxxMB4Z	REV: B
SCALE:		SHEET: 8 OF 12	

6

5

4

3

2

1

D

C

B

A





D

C

B

A

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



DRAWN: Vincent Heffernan	DATED: 7/24/13
CHECKED: SRD Team	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

COMPANY: Analog Devices Inc.			
TITLE: EVAL-ADF7xxxMB4 Schematic			
CODE:	SIZE:	DRAWING NO: EVAL-ADF7xxxMB4Z	REV: B
SCALE:		SHEET: 9 OF 12	

D

C

B

A

6

5

4

3

2

1

REVISION RECORD



LTR	ECO NO:	APPROVED:	DATE:

D

C

B

A



COMPANY: Analog Devices Inc.			
TITLE: EVAL-ADF7xxxMB4 Schematic			
CODE:	SIZE:	DRAWING NO:	REV:
		EVAL-ADF7xxxMB4Z	B
SCALE:			SHEET: 10 OF 12

DRAWN: Vincent Heffernan	DATED: 7/24/13
CHECKED: SRD Team	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

6

5


4

3


2

1


RL87 Sheet




LCD Sheet




FTDI_UART Sheet




Renesas_UART Sheet




Ethernet Sheet



Switches_LEDs_Memory Sheet



Touch_Screen Sheet



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

COMPANY: Analog Devices Inc.			
TITLE: EVAL-ADF7xxxMB4 Schematic			
DRAWN: Vincent Heffernan	DATED: 7/24/13	CODE:	REV: B
		SIZE:	
		DRAWING NO:	
CHECKED: SRD Team	DATED:	EVAL-ADF7xxxMB4Z	
QUALITY CONTROL:	DATED:		
RELEASED:	DATED:		
SCALE:			SHEET: 11 OF 12

Changes from RevA

Added J19, Segger J-Link Lite 9 pin adaptor
SPI Lines Swapped and naming convention Changed
Pullup Resistors Added to P62 & P63 of RL78