

## Evaluating the ADMV8913 X Band, Digitally Tunable, High-Pass Filter and Low-Pass Filter

### FEATURES

- Fully featured evaluation board for the ADMV8913
- On-board **SDP-S** connector for the SPI
- Evaluation using on-board LDO regulators powered by the USB
- ACE** software interface for SPI control

### EQUIPMENT NEEDED

- Network analyzer
- Windows® PC
- USB cable
- EVAL-SDP-CS1Z** (SDP-S) controller board

### DOCUMENTS NEEDED

- ADMV8913 data sheet

### SOFTWARE NEEDED

- ACE software

### GENERAL DESCRIPTION

The ADMV8913-EVALZ is available for evaluating the ADMV8913 digitally tunable, high-pass filter (HPF) and low-pass filter (LPF). The ADMV8913-EVALZ incorporates the ADMV8913 chip, as well as a negative voltage generator, low dropout (LDO) regulators, and an interface to the EVAL-SDP-CS1Z (SDP-S) system demonstration platform (SDP) to allow simple and efficient evaluation. The negative voltage generator and LDO regulators allow the ADMV8913 to be powered by either the 5 V USB supply voltage from the PC via the SDP-S or by using two external power supplies.

The ADMV8913 is a fully monolithic microwave integrated circuit (MMIC) that features a digitally selectable frequency of operation. The chip has an integrated HPF followed by an integrated LPF that allows a pass-band response within the X band frequency range. The chip can be programmed using either the parallel logic interface or a 4-wire serial port interface (SPI). The SDP-S controller allows the user to interface with the ADMV8913 SPI through the Analog Devices, Inc., Analysis | Control | Evaluation (ACE) software.

For full details on the ADMV8913, see the ADMV8913 data sheet, which must be consulted in conjunction with this user guide when using the ADMV8913-EVALZ.

### EVALUATION BOARD PHOTOGRAPH




Figure 1.

## TABLE OF CONTENTS

Features .....	1	ADMV8913-EVALZ Quick Start .....	9
Equipment Needed .....	1	Network Analyzer Settings .....	9
Documents Needed .....	1	CSV Files .....	10
Software Needed .....	1	Automatic Chip Reset .....	10
General Description .....	1	Manual Chip Reset .....	10
Evaluation Board Photograph .....	1	Loss of Board Communication .....	10
Revision History .....	2	Regulator Bypass .....	10
Evaluation Board Hardware .....	3	Plug-In SPI Register Controller .....	11
Evaluation Board Software .....	4	Parallel Mode .....	11
Installing the ACE Software, ADMV8913 Plug-Ins, and Drivers .....	4	Evaluation Board Schematics and Artwork .....	12
Plug-In Overview .....	5	Ordering Information .....	16
Plug-In Details .....	6	Bill of Materials .....	16
Performing Evaluation .....	9		

## REVISION HISTORY

5/2021—Revision 0: Initial Version

## EVALUATION BOARD HARDWARE

The ADMV8913-EVALZ has the [ADMV8913](#) chip on board. The ADMV8913-EVALZ also includes a negative voltage generator and three LDO regulators to provide the necessary supply voltages for the chip. The regulators can be entirely powered by the 5 V USB supply voltage from the PC via the [SDP-S](#).

To power the ADMV8913-EVALZ using the 5 V USB supply, slide the S1 switch down (as shown in Figure 2) to power the on-board negative voltage generator and LDO regulators. Alternatively, the ADMV8913-EVALZ can be powered externally by sliding the S1 switch up and then connecting power supplies to the VPOS and VNEG Subminiature Version A (SMA) ports or test points. The applicable voltage range for the positive input VPOS is between 3.5 V and 5.5 V, and the applicable voltage range for the negative input VNEG is between -5.5 V and -2.7 V.

To set the filter state of the ADMV8913, there are two options, serial mode and parallel mode. Slide the S2 switch down (as shown in Figure 2) for serial mode and up for parallel mode. The serial mode utilizes the [ACE](#) software and the SDP-S controller to program the chip using a 4-wire SPI. The parallel mode allows the filter to be programmed without software by supplying logic states to the parallel logic input pins using the P3 connector and then latching in that data by pressing the **CSB Toggle S4** button.

Figure 2 shows an example lab bench setup for the ADMV8913-EVALZ. To observe the filter response from the ADMV8913-EVALZ, connect the RF1 and RF2 ports to a network analyzer (or similar instrument). Typically, RF1 and RF2 are connected to Port 1 and Port 2 on the network analyzer, as shown in Figure 2.




Figure 2. Lab Bench Setup for the ADMV8913-EVALZ

## EVALUATION BOARD SOFTWARE

### INSTALLING THE ACE SOFTWARE, ADMV8913 PLUG-INS, AND DRIVERS

The ADMV8913-EVALZ uses Analog Devices ACE software. For instructions on how to install and use the ACE software, go to the ACE software page.

If the ACE software is already installed on the PC, ensure that the installed software is the latest version, as shown on the ACE software page. If the installed software is not the latest version, take the following steps to install the updated ACE software:

1. Uninstall the current version of the ACE software on the PC.
2. Delete the ACE folder found in **C:\ProgramData\Analog Devices** and **C:\Program Files (x86)\Analog Devices**.
3. Install the latest version of the ACE software. During the installation, ensure that the **.NET 40 Client**, **SDP Drivers**, and **LRF Drivers** components are selected (see Figure 3).




Figure 3. Required Driver Installations with the ACE Software

Once the installation finishes, the **ADMV8913 Board** plug-in appears in the **Attached Hardware** section of the **Start** tab when the ACE software is running. (see Figure 4).




Figure 4. ADMV8913 Board Plug-In Window after Opening the ACE Software

**PLUG-IN OVERVIEW**

When the ADMV8913-EVALZ is connected to the PC, the **ADMV8913 Board** appears in the **Attached Hardware** section of the **Start** tab. Double click the **ADMV8913 Board** plug-in to open two tabs, the **ADMV8913 Board** plug-in view (see Figure 5) and the **ADMV8913 chip** plug-in (see Figure 6), respectively.

The **ADMV8913** chip plug-in includes the following feature sections (see Table 1 for additional information on these sections):

- The **CONFIGURATION** section (load from CSV)
- The **Logic Pins** section
- The **SFL Settings** section
- The chip **Status** section
- The **Display** controls section
- The **Filter Settings** section

The **ACE** software provides a simple tutorial for testing the **ADMV8913**. For more customized and detailed implementation, refer to the **ADMV8913** data sheet for a full description of the functionality, registers, and corresponding settings.




Figure 5. ADMV8913 Board Plug-In View




Figure 6. ADMV8913 Chip Plug-In



**PLUG-IN DETAILS**

The full screen ADMV8913 chip plug-in with labels is shown in Figure 7. The labels correspond to items listed in Table 1, which describes the functionality of each section. For additional detailed programming, refer to the ADMV8913 data sheet.




Figure 7. ADMV8913 Chip Plug-In with Labels

Table 1. ADMV8913 Block Diagram Label Functions (See Figure 7)

Label	Function
A	<p>Use the <b>CONFIGURATION</b> section to initialize the ADMV8913-EVALZ.</p> <p><b>Load Settings from CSV:</b> click the ... button to select which CSV file to load into the <b>CONFIGURATION</b> section.</p> <p><b>Check to Load Settings:</b> once a file has been selected, select this check box to load the CSV file contents into the <b>CONFIGURATION</b> section. Note that a check mark does not appear when the check box is selected.</p> <p><b>WR Mode Settings:</b> select the HPF and LPF settings for SPI write mode.</p> <p><b>SFL Settings:</b> select the SPI fast latch (SFL) settings that are used when the chip is placed into the SPI fast latch mode. Note that this function is not shown in Figure 7. Scroll down in the <b>CONFIGURATION</b> section to view this function.</p> <p><b>Lookup Table 0 to 15:</b> define the configuration for lookup table (LUT)0 to LUT15.</p> <p><b>Lookup Table 16 to 31:</b> define the configuration for LUT16 to LUT31.</p> <p><b>Lookup Table 32 to 47:</b> define the configuration for LUT32 to LUT47.</p> <p><b>Lookup Table 48 to 63:</b> define the configuration for LUT48 to LUT63.</p> <p><b>Lookup Table 64 to 79:</b> define the configuration for LUT64 to LUT79.</p> <p><b>Lookup Table 80 to 95:</b> define the configuration for LUT80 to LUT95.</p> <p><b>Lookup Table 96 to 111:</b> define the configuration for LUT96 to LUT111.</p> <p><b>Lookup Table 112 to 127:</b> define the configuration for LUT112 to LUT 127.</p> <p><b>Summary:</b> click this button to review the settings for the initial setup.</p> <p><b>Apply:</b> click this button to apply the settings to the chip. Note that clicking <b>Apply Changes</b> (J1) does not update the changes in this section. In addition, at startup, the main diagram user controls cannot be updated until the <b>Apply</b> button is clicked at least once.</p> <p><b>Restore Software Defaults:</b> click this button to zero out the <b>CONFIGURATION</b> section prior to loading a different CSV file.</p>

Label	Function
B	<p>Use the <b>SFL Settings</b> section to configure the SPI fast latch settings on the chip when in the SFL mode. Refer to the <a href="#">ADMV8913</a> data sheet for more information regarding the internal state machine and SFL mode functionality. This section includes the following:</p> <p><b>FAST_LATCH_STATE</b>: this value is the next state of the internal state machine pointer (read only).</p> <p><b>FAST_LATCH_START</b>: this value determines the start location within the internal state machine.</p> <p><b>FAST_LATCH_STOP</b>: this value determines the stop location within the internal state machine.</p> <p><b>FAST_LATCH_DIRECTION</b>: this bit determines the direction that the internal state machine advances for each rising edge of the CS pin when in SFL mode.</p>
C	<p>The <b>Status</b> section includes the following:</p> <p><b>Mode</b>: when the SFL pin is low, the mode is <b>SPI Write</b>. When the SFL pin is high, the mode is <b>SPI Fast Latch</b>, and the chip uses the LUT.</p> <p><b>CSB_AUX Count</b>: when in SFL mode, this field displays the number of times the <b>SDP-S</b> logic pin, CSB_AUX, was toggled.</p> <p><b>Message</b>: upon entering SFL mode, the <b>Message</b> field displays <b>Waiting for CSB</b>. Once the CSB_AUX pin is toggled, the <b>Message</b> field displays the current LUT number followed by the next LUT number.</p>
D	<p>The displayed block diagram section shows the actively selected WR or LUT number. This section includes the following:</p> <p><b>Displaying Filter States in WR or Displaying Filter States in LUT</b>: the title updates to show the actively selected WR or LUT number.</p> <p><b>Displayed States</b>: the HPF state and LPF state populates into the appropriate block.</p>
E	<p>The <b>Filter Settings</b> section shows the filter states for the actively selected WR or LUT number. This section includes the following:</p> <p><b>HPF State</b>: scroll up or down to set the desired HPF state value (0 to 15).</p> <p><b>LPF State</b>: scroll up or down to set the desired LPF state value (0 to 15).</p>
F	<p>The <b>Display</b> section determines the actively selected WR or LUT number. This section includes the following:</p> <p><b>Mode</b>: use the dropdown menu to select either <b>WR</b> or <b>LUT</b> display mode. When the mode is set to <b>WR</b>, the WR register can be configured in the <b>Filter Settings</b> section and is displayed on the diagram.</p> <p><b>LUT</b>: when the <b>Mode</b> is set to <b>LUT</b>, scroll up and down to set the LUT number (0 to 127) that is currently being configured and displayed in the <b>Filter Settings</b> section. Changing to the LUT number automatically changes the <b>Mode</b> to <b>LUT</b>.</p>
G	<p>Use the <b>Logic Pins</b> section to toggle the <b>SDP-S</b> logic pins, which are connected to the logic pins on the ADMV8913 chip. This section includes the following:</p> <p><b>RSTB</b>: clear the check box to bring the ADMV8913 <math>\overline{\text{RST}}</math> pin low, which holds the chip in reset. Select the check box again to bring the chip out of reset.</p> <p><b>SFL</b>: select the check box to bring the ADMV8913 SFL pin <u>high</u>, which places the chip in SFL mode. This action also toggles the on-board <b>ADG749BKSZ</b> switch connected to the ADMV8913 CS pin (see Figure 10). While in SFL mode, the ADMV8913 CS pin is connected to the SDP-S logic pin, CSB_AUX, and normal SPI transactions are disallowed.</p> <p><b>CSB_AUX</b>: this pin is only available in SFL mode. Selecting the check box brings the SDP-S logic pin, CSB_AUX, high, which advances the internal state machine pointer to the next LUT. If an external waveform generator is connected to the CSB_EXT port on the ADMV8913-EVALZ, the CSB_AUX pin has no effect, and the CSB_EXT port takes precedence.</p>
H	<p>Click <b>Proceed to Memory Map</b> to open the <b>ADMV8913 Memory Map</b> (see Figure 8).</p>
J1	<p>All changes, except within the <b>CONFIGURATION</b> section, do not take effect until clicking <b>Apply Changes</b>. If <b>Auto Apply</b> is highlighted in the <b>ADMV8913 Board</b> tab (see Figure 5), the <b>Apply Changes</b> feature continuously runs every few seconds, and <b>Apply Changes</b> does not need clicking to apply or read back the block diagram settings.</p>
J2	<p>To read back all of the SPI registers of the chip, click <b>Read All</b>.</p>
J3	<p>Click <b>Reset Chip</b> to reset the chip.</p>
J4	<p>Click <b>Diff</b> to show registers that are different on the chip.</p>
J5	<p>Click <b>Software Defaults</b> to restore the software defaults to the chip, and then click <b>Apply Changes</b>. The software defaults for the ADMV8913 is for all writable registers to be zero, except for Register 0x011, which is set to 0x7F. The read only registers (Register 0x03 to Register 0x05) retain their nominal values.</p>
J6	<p>Click <b>Memory Map Side-By-Side</b> to enable the side-by-side memory map view.</p>




Figure 8. ADMV8913 Memory Map in the ACE Software



## PERFORMING EVALUATION

### ADMV8913-EVALZ QUICK START

To set up the ADMV8913-EVALZ, take the following steps:

1. Connect the RF1 and RF2 ports to a network analyzer (or a similar instrument). Typically, RF1 and RF2 are connected to Port 1 and Port 2 on the network analyzer, as shown in Figure 2.
2. Connect the SDP-S to the 120-pin connector on the ADMV8913-EVALZ. Do not connect the SDP-S to the PC until after completing Step 4 or Step 5.
3. On the ADMV8913-EVALZ, slide the S2 switch down (as shown in Figure 2) to select the SPI.
4. On the ADMV8913-EVALZ, slide the S1 switch down (as shown in Figure 2) to power the ADMV8913-EVALZ from the 5 V USB supply voltage from the PC via the SDP-S.
5. Alternatively (to Step 3), slide the S1 switch up and connect power supplies to the VPOS and VNEG ports. The applicable voltage range for VPOS is between 3.5 V and 5.5 V, and the applicable voltage range for VNEG is between -5.5 V and -2.7 V. The external supply current limits must be set to 20 mA. The expected supply current drawn for VPOS is 12 mA to 14 mA, and for The expected supply current draw for VNEG is 2 mA to 3 mA. The ADMV8913 chip current drawn per supply pin is typically 10s of microamps or less. Most of the current drawn from the ADMV8913-EVALZ comes from the LDO regulators and the status indicator light emitting diodes (LEDs), DS1 to DS3.
6. Connect a USB cable between the PC and the SDP-S.
7. Open the ACE software. The ADMV8913 Board appears in the **Attached Hardware** section of the **Start** tab. Double click the ADMV8913 Board plug-in to open two tabs, one for the ADMV8913 Board plug-in view and one for the ADMV8913 chip plug-in.
8. Use the **CONFIGURATION** section (see Figure 9) in the ACE software to initialize the chip. By default, the ADMV8913\_Register\_Load\_1.csv file is loaded into this section. Click **Apply** to send the default settings to the chip and to allow the main diagram user controls to become editable.




Figure 9. ADMV8913 CONFIGURATION Section

### NETWORK ANALYZER SETTINGS

When evaluating the ADMV8913-EVALZ, a good starting point for configuring the network analyzer is as follows:

- Start frequency = 0.1 GHz
- Stop frequency = 40 GHz
- Number of points = 400
- Step size = 100 MHz
- Power level = -10 dBm
- Measure types = S-parameters (S21, S11, and S22)
- Format = log magnitude
- Calibration = full 2-port

## CSV FILES

By default, the `ADMV8913_Register_Load_1.csv` file is loaded into the **CONFIGURATION** section. To load a different CSV file in the **CONFIGURATION** section, take the following steps:

1. When the **Modify** button is visible, click to allow changes.
2. Click **Restore Software Defaults** to zero out the **CONFIGURATION** section.
3. Click the ... button next to **Load Settings from CSV** to select which CSV file to load (see Figure 9).
4. Select the **Check to Load Settings** check box to load the CSV file contents into the **CONFIGURATION** section. Note that a check mark does not appear when the check box is selected.
5. Click **Apply** to send out the settings to the hardware.

## AUTOMATIC CHIP RESET

If a reset of the [ADMV8913](#) chip is required on the ADMV8913-EVALZ, click **Reset Chip** (see Figure 7 and Label J3 in Table 1 for additional information). This automated sequence performs the following actions:

- Toggles all **SDP-S** general-purpose input/output (GPIO) logic pins to a low state, which brings the **RST** pin low to initiate a hard reset of the ADMV8913.
- Toggles the **RST** pin high to bring the ADMV8913 chip back to the normal operating state.
- Programs Register 0x000 to 0x81, which also resets the ADMV8913. This step covers legacy boards that did not have the **RST** pin connected.
- Programs Register 0x000 to 0x3C to enable the **SDO** pin on the ADMV8913 and to allow SPI streaming with Endian register ascending order.
- Reads back the register settings of the ADMV8913.

## MANUAL CHIP RESET

For manual reset operations, the following outlines various ways to perform a reset:

- There is a reset button (S3) on the ADMV8913-EVALZ evaluation board. Press this button to pull the **RST** pin low to initiate a reset to the factory power-up state.
- The **RST** pin can also be pulled low from within the **ACE** software by unchecking the **RSTB** check box in the lower right corner of Figure 7 (see Label G). When using this option, be sure to click the check box again to return the **RST** pin high.
- Register 0x000 can be programmed to 0x81 to initiate a reset of the ADMV8913.

Regardless of the manual reset option used, it is recommended to perform the following after the device resets:

- Programs Register 0x000 to 0x3C to enable the **SDO** pin on the ADMV8913 and to allow SPI streaming with Endian register ascending order.
- Read back all registers on the ADMV8913.

## LOSS OF BOARD COMMUNICATION

When the ADMV8913 is turned off and then on, or if the USB cable is disconnected and connected while the ACE software is running, communication with the ADMV8913 may be lost. To regain communication, take the following steps:

1. Click the **System** tab.
2. Click the USB symbol in the **SDP-S Controller** subsystem.
3. Click **Acquire**.

If this action does not work, restart the ACE software to reinitiate communication with the ADMV8913-EVALZ.

## REGULATOR BYPASS

The ADMV8913-EVALZ has a negative voltage generator and three LDO regulators on board that allow the user to operate using the 5 V USB supply voltage from the PC via the SDP-S. By default, the provisional 2.5 V LDO regulator (U3) is not connected to the ADMV8913 because the ADMV8913 has a built in LDO regulator for that supply voltage. The other two on board LDO regulators, U2 and U5, provide the necessary supply voltages, +3.3 V and -2.5 V, respectively. If desired, these two LDO regulators can be bypassed by removing the 0  $\Omega$  resistors (R25 and R32) from the ADMV8913-EVALZ, and then applying each voltage independently by using the corresponding test points. Bypassing the on board regulators is useful for measuring the ADMV8913 supply current, but it must be noted that each supply pin is also connected to status indicator LEDs, DS1 to DS3, and each LED draws approximately 2 mA of current. Remove the R5, R6, and R91 resistors to disable these status indicators. See Figure 10 and Figure 11 for more details.

### PLUG-IN SPI REGISTER CONTROLLER

The ADMV8913 plug-in utilizes an SPI register controller to communicate with the ADMV8913. When using the ADMV8913 in a system, it is recommended to follow a similar methodology for implementing SPI communication. The following is a summary of the SPI register controller:

1. Determine if Register 0x000 is not set to 0x3C.
2. If Step 1 is true, set Register 0x000 to 0x3C to enable the SDO pin on the ADMV8913 and allow SPI streaming with Endian register ascending order.
3. Determine if the values have changed for any of the LUT registers (Register 0x100 to Register 0x17F).
4. If Step 3 is true, write Register 0x100 to Register 0x17F by performing the following:
  - Pointing to Register 0x100 and streaming out 64 bytes of data
  - Pointing to Register 0x140 and streaming out 64 bytes of data
5. If Step 4 has occurred, write dummy data to Address 0x0A. Note that Address 0x0A does not exist in the ADMV8913, and the written dummy data is ignored. This step is microcontroller architecture dependent and can be ignored in most cases. It is necessary for the SDP-S to clear the SPI bus and reconfigure for a standard 24-bit SPI transaction.

6. Write out any remaining registers that may have changed.
7. Determine if the values have changed for any of the SFL registers, Register 0x011 to Register 0x013.
8. If Step 7 is true, read back the FAST\_LATCH\_STATE from Register 0x014.

### PARALLEL MODE

The ADMV8913-EVALZ can be configured to operate the ADMV8913 chip in parallel mode. Slide the S2 switch up for parallel mode. Parallel mode allows the filter to be programmed without software by supplying logic states to the parallel logic input pins (HPF\_B3 to HPF\_B0 and LPF\_B3 to LPF\_B0) using the P3 connector.

For synchronous parallel mode operation, the filter state does not change until the  $\overline{CS}$  pin is brought high by pressing the **CSB Toggle S4** button. For asynchronous operation, tie the  $\overline{CS}$  pin high using Pin 18 of P3 because this allows the filter state to update immediately upon any change to the parallel logic input pins.

EVALUATION BOARD SCHEMATICS AND ARTWORK




Figure 10. ADMV8913-EVALZ Schematic, Page 1






Figure 11. ADMV8913-EVALZ Schematic, Page 2



26168-012

Figure 12. ADMV8913-EVALZ Layer 1



26168-013

Figure 13. ADMV8913-EVALZ Layer 2






Figure 14. ADMV8913-EVALZ Layer 3




Figure 15. ADMV8913-EVALZ Layer 4

## ORDERING INFORMATION

## BILL OF MATERIALS

Table 2. ADMV8913-EVALZ

Quantity	Reference Designator	Description	Manufacturer	Part Number
3	2P5V, 3P3V, TP_VPOS	Test points, red	Components Corporation	TP-104-01-02
2	GND1, GND2	Test points, black	Components Corporation	TP-104-01-00
2	N2P5V, TP_VNEG	Test points, blue	Components Corporation	TP-104-01-06
3	CSB_EXT, VNEG, VPOS	Connectors, edge launch, SMA	Cinch Connectivity	142-0701-851
2	RF1, RF2	Connectors, 2.92 mm, 40 GHz	Hirose Electric Co.	HK-LR-SR2(12)
3	C1 to C3	Capacitors, 100 pF, 50 V, 5%, 0402	Johanson Dielectrics	500R07N101JV4T
8	C11 to C17, C20	Capacitors, 0.1 $\mu$ F, 16 V, 5%, 0402	Kemet	C0402C104J4RACTU
8	C21 to C28	Capacitors, 10 $\mu$ F, 16 V, 10%, 0603	Murata	GRM188R61C106KAALD
9	C31 to C39	Capacitors, 1 $\mu$ F, 16 V, 20%, 0402	Murata	GRM155R61C105MA12D
1	C47	Capacitor, 47 $\mu$ F, 6.3 V, 20%, 0603	Murata	GRM188R60J476ME15D
1	C80	Capacitor, 10 pF, 50 V, 5%, 0402	Yageo	CC0402JRNPO9BN100
1	D1	Diode, BAT54H, 30 V, SOD123F	NXP Semiconductor	BAT54H,115
3	DS1 to DS3	LED, LTST-C190GKT, green, 0603	Lite-On Technology	LTST-C190GKT
1	L1	Coupled inductor, 22 $\mu$ H, 20%	Coilcraft	LPD5030-223MRC
1	P1	Connector, vertical, surface-mount technology (SMT), 120-pin	Hirose Electric Co.	FX8-120S-SV(21)
1	P2	Connector, vertical, header, 10-pin	Harwin Inc.	M20-9980546
1	P3	Connector, vertical, header, 24-pin	Samtec Inc.	TSW-112-07-F-D
16	R1 to R16	Resistors, 330 $\Omega$ , 1/10 W, 5%, 0402	Panasonic	ERJ-2GEJ331X
14	R21 to R34	Resistors, 0 $\Omega$ , 1/16 W, 0402	Stackpole	RMCF0402ZT0R00
2	R53, R54	Resistors, 100 k $\Omega$ , 1/16 W, 5%, 0402	Yageo	RC0402JR-07100KL
3	R55 to R57	Resistors, 10 k $\Omega$ , 1/16 W, 1%, 0402	Stackpole	RMCF0402FT10K0
1	R61	Resistor, 29.4 k $\Omega$ , 1/10 W, 1%, 0402	Panasonic	ERJ-2RKF2942X
1	R71	Resistor, 24.9 k $\Omega$ , 1/10 W, 1%, 0402	Panasonic	ERJ-2RKF2492X
1	R81	Resistor, 49.9 $\Omega$ , 1/10 W, 1%, 0402	Panasonic	ERJ-2RKF49R9X
6	R82 to R87	Resistors, 33 $\Omega$ , 1/10 W, 1%, 0402	Panasonic	ERJ-2RKF33R0X
1	R91	Resistor, 750 $\Omega$ , 1/10 W, 5%, 0402	Panasonic	ERJ-2GEJ751X
1	S1, S2	Switches, mechanical, slide, DPDT, 0.2 A	Nidec Copal Electronics	CL-SB-22A-11T
1	S3, S4	Switches, mechanical, push button	Omron Electronics Inc.	B3S1000
1	U1	IC, X band, digitally tunable, high-pass and low-pass filter	Analog Devices	<a href="#">ADMV8913SCCZ-EP</a>
1	U2	IC, 1.2 A, ultralow noise, high PSRR, fixed output, RF linear regulator, 3.3 V	Analog Devices	<a href="#">ADP7156ACPZ-3.3-R7</a>
1	U3	IC, 1.2 A, ultralow noise, high PSRR, fixed output, RF linear regulator, 2.5 V	Analog Devices	<a href="#">ADP7156ACPZ-2.5-R7</a>
1	U4	IC, micropower inverting dc to dc converters in SOT-23	Analog Devices	<a href="#">LT1617ES5-1#PBF</a>
1	U5	IC, -300 mA, ultralow noise, high PSRR, low dropout linear regulator -2.5 V	Analog Devices	<a href="#">ADP7183ACPZN2.5-R7</a>
1	U6	IC, 24LC32A, EEPROM, I <sup>2</sup> C	Microchip Technology	24LC32A-I/MS
1	U7	IC, CMOS 1.8 V to 5.5 V, 2.5 $\Omega$ , 2:1 mux/SPDT switch in SC70 package	Analog Devices	<a href="#">ADG749BKSZ</a>

Quantity	Reference Designator	Description	Manufacturer	Part Number
2	C18, C19	Capacitors, 0.1 $\mu$ F, 16 V, 5%, 0402, do not install (DNI)	Kemet	C0402C104J4RACTU
6	C81 to C86	Capacitors, 10 pF, 50 V, 5%, 0402, DNI	Yageo	CC0402JRNPO9BN100
11	R35 to R45	Resistors, 0 $\Omega$ , 1/16 W, 0402, DNI	Stackpole	RMCF0402ZTOR00
4	R49 to R52	Resistors, 100 k $\Omega$ , 1/16 W, 5%, 0402, DNI	Yageo	RC0402JR-07100KL
2	THRU1, THRU2	Connector, 2.92 mm, 40 GHz, DNI	Hirose Electric Co.	HK-LR-SR2(12)

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).



### ESD Caution

**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

©2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.  
UG26169-5/21(0)



www.analog.com