



## Estimating Power Dissipation for Industrial Grade ADSP-21262 SHARC® Processors

Contributed by A. Daoudi

Rev 1 – May 23, 2005

### Introduction

This EE-Note discusses power consumption of the ADSP-21262 SHARC® processors based on characterization data measured over power supply voltage, core frequency ( $f_{CCLK}$ ), and ambient operating temperature ( $T_A$ ). The intent of this document is to assist board designers in estimating their power budget for power supply design and thermal relief designs using ADSP-21262 processor.

ADSP-21262 device is a member of the SIMD SHARC family of processors featuring Analog Devices Super Harvard Architecture. Like other SHARC parts, the ADSP-21262 derivative is a 32-bit processor optimized for high-precision signal processing applications. The part operates at core clock frequencies up to 150 MHz with the core operating at 1.2 V ( $V_{DDINT}$ ) and the I/O operating at 3.3 V ( $V_{DDEXT}$ ).

Total power consumption has two components: internal circuitry (the core and PLL) and switching of external output drivers (the I/O). The following sections detail how to derive both of these components for estimating total power consumption.

### Estimating Internal Power Consumption

The internal power consumption (on the  $V_{DDINT}$  supply) is dependent on the instruction execution sequence and the data operands involved. The

data sheet<sup>[1]</sup> provides current consumption figures for discrete activity levels. Mapping system application code to specified values provides a means of estimating internal power consumption for an ADSP-21262 processor in a given application.

### Internal Power Vector Definitions and Activity Levels

The following power vector definitions define the levels of activity that apply to the internal power vectors shown in Table 1:

- $I_{DD-IDLE}$   $V_{DDINT}$  supply current for Idle activity. Idle activity is the core executing the IDLE instruction only, without core memory accesses, DMA, or interrupts.
- $I_{DD-INLOW}$   $V_{DDINT}$  supply current for Low activity. Low activity is the core executing a single-function instruction fetched from internal memory with no core memory accesses and no DMA.
- $I_{DD-INHIGH}$   $V_{DDINT}$  supply current for High activity. High activity is the core executing a multifunction instruction fetched from internal memory, with four core memory accesses per  $CLKIN$  cycle ( $DM_{x64}$ ) and DMA through three SPORTs running at 37.5 MHz. The DMA is chained to itself (running continuously) and does not use interrupts. The bit pattern for each core memory access and DMA is random.

- **I<sub>DD-INTYP</sub>** Same code as High activity, however, operating under nominal power supply conditions ( $V_{DDINT} = 1.2\text{ V}$ ) and  $T_A = +25^\circ\text{C}$ .
- **I<sub>DD-INPEAK</sub>**  $V_{DDINT}$  supply current for Peak activity. Peak activity is the core executing a multifunction instruction fetched from internal memory and/or cache, with eight core memory accesses per  $CLKIN$  cycle ( $DMx64$ ,  $PMx64$ ) and DMA through six SPORTs running at 37.5 MHz. The DMA is chained to itself (running continuously) and does not use interrupts. The bit pattern for

each core memory access is random, and the DMA bit pattern is worst case.

Table 1 lists the processor's maximum internal current consumption at different levels of activity. These figures represent the worst case  $I_{DDINT}$  as measured across process, voltage, temperature, and frequency ( $P_{VTF}$ ). From these internal activity levels (and from an understanding of the program flow using profiling or some other method), you can calculate a worst-case weighted-average of power consumption for each ADSP-21262 processor in a system.

Vector	Test Conditions (worst case except where noted) <sup>1</sup>	$I_{DDINT}$ (A) <sup>2</sup>
$I_{DD-IDLE}$	$T_A = +85^\circ\text{C}$ , $V_{DDINT} = \text{Max}$ , $CCLK = \text{Max}$	0.60
$I_{DD-INLOW}$	$T_A = +85^\circ\text{C}$ , $V_{DDINT} = \text{Max}$ , $CCLK = \text{Max}$	0.70
$I_{DD-INHIGH}$	$T_A = +85^\circ\text{C}$ , $V_{DDINT} = \text{Max}$ , $CCLK = \text{Max}$	0.77
$I_{DD-INTYP}$	$T_A = +25^\circ\text{C}$ , $V_{DDINT} = 1.2\text{ V}$ , $CCLK = \text{Max}$	0.50
$I_{DD-INPEAK}$	$T_A = +85^\circ\text{C}$ , $V_{DDINT} = \text{Max}$ , $CCLK = \text{Max}$	0.85

Table 1. Maximum Internal Current Consumption per Vector Type

<sup>1</sup> Worst-case conditions:  $T_j < +125^\circ\text{C}$ ,  $V_{DDEXT} = 3.47\text{ V}$ ,  $V_{DDINT} = 1.26\text{ V}$ ,  $CCLK = 150\text{ MHz}$ ; does not apply to  $I_{DD-INTYP}$

<sup>2</sup> Worst case across process, voltage, temperature and frequency ( $P_{VTF}$ ) for the 136-ball Industrial Grade mBGA package option. See “Estimating Total Power Consumption and Power Budget” for more information pertaining to the power budget and the 136-ball Industrial Grade package option.

Operation	Low Activity	High Activity	Peak Activity
Instruction Type	Single Function	Multifunction	Multifunction
Instruction Fetch	Internal Memory	Internal Memory	Internal Memory, Cache
Core Memory Access <sup>3</sup>	None	4 per $t_{CK}$ cycle ( $DMx64$ )	8 per $t_{CK}$ cycle ( $DMx64$ , $PMx64$ )
DMA Transmit Int to Ext	N/A	3 SPORTs running @ 37.5 MHz	6 SPORTs running @ 37.5 MHz
Data Bit Pattern for core Memory Access and DMA	N/A	Random	Worst case

Table 2. Activity Level Definitions

<sup>3</sup>  $t_{CK} = CLKIN$ ; Core clock ratio 8:1

Table 2 summarizes low, high, and peak activity levels corresponding to the vectors listed in Table 1.

The average current consumption for an ADSP-21262 device in a specific application is calculated according to the following formula, where “%” is the percentage of the time that the application spends in that state.

$$\begin{aligned}
 & \% \text{ Peak Activity Level} * I_{DD-INPEAK} \\
 & \% \text{ High Activity Level} * I_{DD-INHIGH} \\
 & \% \text{ Low Activity Level} * I_{DD-INLOW} \\
 & \% \text{ Idle Activity Level} * I_{DD-IDLE} \\
 & \text{-----} \\
 & \text{Total Current for } V_{DDINT} (I_{DDINT})
 \end{aligned}$$

Equation 1. Internal Current ( $I_{DDINT}$ ) Calculation

Estimated average internal power consumption ( $P_{DDINT}$ ) can then be calculated as follows:

$$P_{DDINT} = V_{DDINT} \times I_{DDINT}$$

Equation 2. Internal Power ( $P_{DDINT}$ ) Calculation

For example, after profiling the application code for a particular system, activity is determined to be proportioned as follows:

$$\begin{aligned}
 & \text{Peak Activity Level } 30\% \\
 & \text{High Activity Level } 30\% \\
 & \text{Low Activity Level } 20\% \\
 & \text{Idle Activity Level } 20\%
 \end{aligned}$$

Example 1. Internal System Activity Levels

Using the percentages in this example and the currents provided for each activity level in Table 1, a value for the worst case average internal current consumption of a single processor is estimated as follows:

$$\begin{aligned}
 & 30\% * 0.85 \\
 & 30\% * 0.77 \\
 & 20\% * 0.70 \\
 & 20\% * 0.60 \\
 & \text{-----} \\
 & I_{DDINT} = 0.746 \text{ A}
 \end{aligned}$$

Example 2. Internal Current Estimation Example

Therefore, an estimate of the average internal power for the processor can be calculated from Example 2 as follows:

$$P_{DDINT} = 1.20 \text{ V} \times 0.746 \text{ A} = 0.8952 \text{ W}$$

Example 3. Internal Power Estimation

## Estimating External Power Consumption

The external power consumption (on the  $V_{DDEXT}$  supply) is dependent on the switching of the output pins. The magnitude of the external power depends on:

- The number of output pins ( $O$ ) that switch during each cycle
- The maximum frequency ( $f$ ) at which the output pins can switch
- The voltage swing of the output pins ( $V_{DDEXT}$ )
- The load capacitance of the output pins ( $C_L$ )

In addition to the input capacitance of each device connected to an output, the total load capacitance includes the capacitance ( $C_{OUT}$ ) of the processor's pin itself which is driving the load. The parallel port address/data pins ( $AD_{15-0}$ ) can transfer data at 1/3 the processor's core clock rate. This corresponds to a maximum switching frequency of 25 MHz for  $AD_{15-0}$  and 50 MHz for  $/WR$  at a core clock rate of 150 MHz. In addition, the serial ports can operate up to 1/8 the processor's core clock rate. This corresponds to a

maximum switching frequency of 9.375 MHz for SDATA and a maximum switching frequency of 18.75 MHz for SCLK at a core clock rate of 150 MHz.

Equation 3 shows how to calculate the average external current ( $I_{DDEXT}$ ) using the above parameters:

$$I_{DDEXT} = O \times f \times V_{DDEXT} \times C_L$$

Equation 3. External Current ( $I_{DDEXT}$ ) Calculation

Estimated average external power consumption ( $P_{DDEXT}$ ) can then be calculated as:

$$P_{DDEXT} = V_{DDEXT} \times I_{DDEXT}$$

Equation 4. External Power ( $P_{DDEXT}$ ) Calculation

Using the sample configuration shown in Figure 1, we can estimate the external current and thereby the external power consumption with the following assumptions:

- Processor core running at 150 MHz ( $C_{CLK}$ )
- 64 K x 16-bit external memory,  $C_L = 10 \text{ pF}^4$
- 16-bit external latch (used to hold the address when accessing external memory),  $C_L = 10 \text{ pF}^4$
- AD15-0 can transfer data at a rate of  $1/3 * C_{CLK}$ , with 50 % of the pins switching
- External memory write cycles can occur at a rate of  $1/6 * C_{CLK}$  (32-bit transfer to 16-bit external memory)
- DAI configured to transmit and receive 32-bit words at  $1/8 * C_{CLK}$ ,  $C_L = 10 \text{ pF}^4$
- Output capacitance of processor pin,  $C_{OUT} = 4.7 \text{ pF}$

Using Equation 3,  $I_{DDEXT}$  can then be calculated for each class of pins that can drive as shown in Table 3.

<sup>4</sup> Trace capacitance is ignored




Figure 1. ADSP-2126x System Sample Configuration

Pin Type	No. of Pins	Switching (%)	F (MHz)	V <sub>DDEXT</sub> (V)	C (pF)	I <sub>DDEXT</sub> (A)
AD15-0	16	50	25	3.3 V	4.7 + (2 x 10)	0.0163
$\overline{\text{RD}}$	1	0	n/a	3.3 V	4.7 + (1 x 10)	0.0000
$\overline{\text{WR}}$	1	100	50	3.3 V	4.7 + (1 x 10)	0.0024
ALE	1	100	50	3.3 V	4.7 + (1 x 10)	0.0024
FLAG0	1	0	n/a	3.3 V	4.7 + (1 x 10)	0.0000
DAI_P18 (SCLK)	1	100	37.5	3.3 V	(2 x 4.7) + (2 x 10)	0.0036
DAI_P19 (FS)	1	100	1.5	3.3 V	(2 x 4.7) + (2 x 10)	0.0001
DAI_P20 (SDATA)	1	100	18.75	3.3 V	4.7 + (1 x 10)	0.0009

Table 3. External Current (I<sub>DDEXT</sub>) Summary for Figure 1

Summing the individual currents from Table 3, the total external current (I<sub>DDEXT</sub>) for the example configuration shown in Figure 1 is 0.0256 A. Using this current, the estimated average external power can then be calculated as:

$$P_{DDEXT} = 3.3 \text{ V} \times 0.0256 \text{ A} \\ = 0.0845 \text{ W}$$

**Example 4. External Power (P<sub>DDEXT</sub>) Calculation**

At T<sub>A</sub> = +85°C, the P<sub>TOTAL</sub> for any ADSP-21262 offered in the 136-ball Industrial Grade mBGA package should not exceed 1.43 W for proper operation. Power consumption greater than this

limit, 1.43 W, requires PCB with Thermal vias and/or Air flow to ADSP-21262 processor. See Table 5 for more detail on how to obtain different power budgets at T<sub>A</sub> = +85°C.

$$T_J = P_{TOTAL} \times \theta_{JA} + T_A$$

**Equation 5. Junction Temperature (T<sub>J</sub>) Calculation**

Table 4 contains examples of power supply currents that satisfy the total power budget for an ADSP-21262 processor operating at T<sub>A</sub> = +85°C and offered in the 136-ball Industrial Grade mBGA package. Power is calculated using V<sub>DDMAX</sub> for each power supply:

I <sub>DDINT</sub> (A)	I <sub>DDEXT</sub> (A)	AI <sub>DD</sub> (A)	P <sub>DDINT</sub> (W)	P <sub>DDEXT</sub> (W)	P <sub>PLL</sub> (W)	P <sub>TOTAL</sub> (W) <sup>5</sup>
0.6	0.190	0.01	0.756	0.660	0.0126	1.43
0.7	0.154	0.01	0.882	0.534	0.0126	1.43
0.8	0.118	0.01	1.008	0.409	0.0126	1.43
0.9	0.082	0.01	1.134	0.283	0.0126	1.43

Table 4. Power Supply Currents and Total Power Budget

<sup>5</sup> The total power budget (P<sub>TOTAL</sub>) can be increased by reducing the ambient operating temperature (T<sub>A</sub>) or by using thermal vias in PCB or allowing air flow to ADSP-21262. However, ensure that the maximum junction temperature (T<sub>J</sub>) as defined by Equation 6 does not exceed +125°C.

For additional information regarding the power budget and its relationship to the thermal characteristics of the ADSP-21262 processor, see

the Thermal Characteristics section of ADSP-21262 data sheet.

## Estimating Total Power Consumption and Power Budget

For a particular system, the total power budget is equal to the sum of the individual components:

$$P_{TOTAL} = P_{DDINT} + P_{DDEXT} + P_{PLL}$$

Equation 6. Total Power ( $P_{TOTAL}$ ) Calculation

where:

- **$P_{DDINT}$**  Average internal power consumption as defined by Equation 2
- **$P_{DDEXT}$**  Average external power consumption as defined by Equation 4
- **$P_{PLL}$**  Power consumption due to the PLL as defined by  $(AI_{DD} \times AV_{DD})$  where the max value for  $AI_{DD}$  and  $AV_{DD}$  is listed in the data sheet

For ADSP-21262 processor in the 136-ball Industrial Grade mBGA package, the total allowable power budget at  $T_A = +85^\circ\text{C}$  ranges from 1.43 W to 1.83 W. This is determined by PCB design and air flow, as shown in Table 5. The power budget is therefore calculated by:

- The package's thermal resistance ( $\theta_{JA}$ ) which depends on PCB design (ie. Thermal vias) and air flow for the 136-ball Industrial mBGA package
- A maximum operating temperature ( $T_A$ ) of  $+85^\circ\text{C}$
- A maximum junction temperature ( $T_J$ ) of  $+125^\circ\text{C}$

Equation 5 shows the relationship between these three parameters and power.




### $I_{DDINT}$ versus Voltage, Frequency and Operating Temperature

The following section contains graphs of  $I_{DDINT}$  for various activity levels versus the specified ranges of processor core voltage ( $V_{DDINT}$ ), operating frequency (CCLK) and ambient operating temperature ( $T_A$ ). Each of these curves represents the mean value for  $I_{DDINT}$  across process, voltage, temperature, and frequency (PVTF). These graphs provide the data showing the effect of core voltage, processor operating frequency, and ambient operating temperature on internal power consumption ( $P_{DDINT}$ ). With this information, a system can be designed to meet the power budget requirements of an ADSP-21262 processor as discussed in the previous section of this EE-Note.




Air Flow (m/s)	Theta-JA (C/W)	PCB Vias	Power (W)
0	25.9	Yes	1.54
1.0	23.0	Yes	1.74
2.0	21.9	Yes	1.83
<b>0</b>	<b>27.9</b>	<b>No</b>	<b>1.43</b>
1.0	24.8	No	1.61
2.0	23.7	No	1.69

Table 5. Allowable Power Budgets at  $T_A = +85^\circ\text{C}$  Based on PCB Design (With or Without Thermal Vias) and Air Flow.

## Appendix: $I_{DD-INLOW}$ vs. Voltage, Frequency and Operating Temperature






## Appendix: $I_{DD-INHIGH}$ vs. Voltage, Frequency and Operating Temperature





# Appendix: $I_{DD-INPEAK}$ vs. Voltage, Frequency and Operating Temperature



## References

[1] *ADSP-21262 SHARC Processor Data Sheet*. Rev. A. May 2004. Analog Devices, Inc.

## Document History

Version	Description
<i>Rev 1 – May 23, 2005 by A. Daoudi</i>	Initial Release