

AN-719 APPLICATION NOTE

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

ADuC7024 Evaluation Board Reference Guide MicroConverter®ADuC7024 Development System by Aude Richard



AN-719

TABLE OF CONTENTS

| Evaluation Board Overview | |
|---------------------------------------|--|
| Considerations3 | |
| Evaluation Board Features | |
| Power Supply4 | |
| RS-232 Interface | |
| Emulation Interface | |
| Crystal Circuit4 | |
| External Reference (ADR291)4 | |
| Reset/Download/IRQ0 Push Buttons4 | |
| Power Indicator/General-Purpose LEDs5 | |
| Analog I/O Connections | |
| General-Purpose Prototype Area5 | |
| DIP Switch Link options6 | |
| S1-1 VREF | |
| S1-2 V _{OCM} 6 | |

| S1-3 POT | 6 |
|---|----|
| S1-4 ADC3 | 6 |
| S1-5 VIN | 6 |
| S1-6 VIN+ | 6 |
| S1-7 ADC4 | 6 |
| S1-8 LED | 6 |
| External Connectors | 7 |
| Analog I/O Connector J3 | 7 |
| Power Supply Connector J5 | 7 |
| Emulation Connector J4 | 7 |
| Serial Interface Connector J1 | 7 |
| Digital I/O Connector J2 | 7 |
| Potentiometer Demonstration Circuit | 9 |
| Schematic | 10 |
| ADuC7024 Evaluation Board Component Listing | 12 |

EVALUATION BOARD OVERVIEW

The ADuC7024 evaluation board has the following features:

- 2-layer PCB (4" × 5" form factor).
- 9 V power supply regulated to 3.3 V on board.
- 4-pin UART header to connect to RS-232 interface cable.
- 20-pin standard JTAG connector.
- Demonstration circuit.
- 32.768 kHz watch crystal to drive the PLL clock.
- ADR291 2.5 V external reference chip.
- Reset/download/IRQ0 push buttons.
- Power indicator/general purpose LEDs.
- Access to all ADC inputs and DAC output from external header. All device ports are brought out to external header pins.
- Surface-mount and through-hole general-purpose prototype area.

CONSIDERATIONS

- This document refers to the MicroConverter ADuC7024 evaluation board Revision B1.
- All references in this document to the physical orientation of components on the board are made with respect to a component-side view of the board with the prototype area appearing in the bottom of the board.
- The board is laid out to minimize coupling between the analog and digital sections of the board. To this end, the ground plane is split with the analog section on the left side and a digital plane on the right side of the board. The regulated 3.3 V power supply is routed directly to the digital section and is filtered before being routed into the analog section of the board.

EVALUATION BOARD FEATURES POWER SUPPLY

The user should connect the 9 V power supply via the 2.1 mm input power socket (J5). The input connector is configured as a center negative, that is, as GND on the center pin and +9 V on the outer shield.

The 9 V supply is regulated via the Linear Voltage Regulator U5. The 3.3 V regulator output is used to drive the digital side of the board directly. The 3.3 V supply is also filtered and then used to supply the analog side of the board.

When on, the LED (D3) indicates that a valid 3.3 V supply is being driven from the regulator circuit. All active components are decoupled with 0.1 μ F at device supply pins to ground.

RS-232 INTERFACE

The ADuC7024 (U1) P1.1 and P1.0 lines are connected to the RS-232 interface cable via Connector J1. The interface cable generates the required level shifting to allow direct connection to a PC serial port. Ensure that the cable supplied is connected to the board correctly, that is, DVDD is connected to DVDD and DGND is connected to DGND.

EMULATION INTERFACE

Nonintrusive emulation and download are possible on the ADuC7024 via JTAG by connecting a JTAG emulator to the J4 connector.

CRYSTAL CIRCUIT

The board is fitted with a 32.768 kHz crystal, from which the on-chip PLL circuit can generate a 41.78 MHz clock.

EXTERNAL REFERENCE (ADR291)

The external 2.5 V Reference Chip U2 has two functions. It is provided on the evaluation board to demonstrate the external reference option of the ADuC7024, but its main purpose is to generate the V_{OCM} voltage of the differential amplifier if required.

RESET/DOWNLOAD/IRQ0 PUSH BUTTONS

A reset push button is provided to allow the user to reset the part manually. When inserted, the ADuC7024 reset pin is pulled to DGND. Because the reset pin on the ADuC7024 is Schmidt triggered internally, there is no need to use an external Schmidt trigger on this pin.

When inserted, the IRQ0 push button switch drives P0.4/IRQ0 high. This can be used to initiate an external interrupt 0.

To enter serial download mode, the user must pull the P0.0/BM pin low while reset is toggled. On the evaluation board, serial download mode can easily be initiated by holding down the serial download push button (S2) while inserting and releasing the reset button (S3) as shown in Figure 1.




Figure 1. Entering Serial Download Mode on the Evaluation Board

POWER INDICATOR/GENERAL-PURPOSE LEDS

A power LED (D3) is used to indicate that a sufficient supply is available on the board. A general-purpose LED (D2) is directly connected to P4.2 of the ADuC7024. When P4.2 is cleared, the LED is turned on, and when P4.2 is set, the LED is turned off.

ANALOGI/O CONNECTIONS

All analog I/O connections are brought out on Header J3.

ADC0 and ADC1 are buffered using an AD8606 to evaluate single-ended and pseudo differential mode. A potentiometer can be connected to ADC0 buffered.

ADC3 and ADC4 can be buffered with a single-ended to differential op amp on-board, with the AD8132 used to evaluate the ADC in fully differential mode.

ADC2 and ADC5 to ADC9 are not buffered. Be sure to follow the data sheet recommendations when connecting signals to these inputs.

DAC1 can be used to control the brightness of the green LED D1, when connected via the S1 switch.

GENERAL-PURPOSE PROTOTYPE AREA

General-purpose prototype areas are provided at the bottom of the evaluation board for adding external components as required in the user's application. As can be seen from the layout $AV_{\rm DD}$, AGND, $V_{\rm DDIO}$, and DGND tracks are provided in this prototype area.

DIP SWITCH LINK OPTIONS

S1-1 VREF

Function

Connects the output of the 2.5 V external reference (ADR291) to the V_{REF} pin (Pin 55) of the ADuC7024.

Use

Slide S1-1 to the on position to connect the external reference to the ADuC7024.

Slide S1-1 to the off position to use the internal 2.5 V reference or a different external reference on the V_{REF} pin of Header J3.

S1-2 V_{OCM}

Function

Connects 1.67 V to the V_{OCM} pin of the AD8132. No extra dc voltage is required on the board to use the ADC in differential mode.

Use

Slide S1-2 to the on position to connect V_{OCM} of the differential amplifier to the 1.67 V divided output of the ADR291 reference.

Slide S1-2 to the off position to use a different voltage for V_{OCM} by connecting a dc voltage to the V_{OCM} pin of Header J3. Note that the V_{OCM} value is dependent on the reference value, as shown in Table 1.

Table 1. Vocm Range

| V_{REF} | V _{OCM} Minimum | V _{OCM} Maximum |
|-----------|--------------------------|--------------------------|
| 2.5 V | 1.25 V | 2.05 V |
| 2.048 V | 1.024 V | 2.276 V |
| 1.25 V | 0.75 V | 2.55 V |

S1-3 POT

Function

Connects the potentiometer output to ADC0. This input is buffered by an AD8606. This is for demonstration purposes.

Use

Slide S1-3 to the on position to connect the potentiometer to the op amp of the ADC0 input channel.

Slide S1-3 to the off position to use the ADC0 input on Header J3.

S1-4 ADC3

Function

Brings out ADC3 (Pin 64) on Header J3.

Use

Slide S1-4 to the on position to connect ADC3 of Header J3 directly to the ADC3 pin (Pin 64) of the ADuC7024.

Slide S1-4 to the off position to disconnect ADC3 of Header J3 from the ADC3 pin (Pin 64) of the ADuC7024.

S1-5 VIN-

Function

Connects the –OUT pin of the single-ended to differential op amp (AD8132) to ADC3. S1-5 and S1-6 must be used together. When VIN– is in the on position, VIN+ must also be in the on position to use the differential op amp on Channel ADC3 and Channel ADC4.

Use

Slide S1-5 to the on position to connect –OUT of the AD8132 to ADC3.

Slide S1-5 to the off position to use ADC3 without the AD8132.

S1-6 VIN+

Function

Connects the +OUT pin of the single-ended to differential op amp (AD8132) to ADC4. When VIN+ is in the on position, VIN- must also be in the on position to use the differential op amp on Channel ADC3 and Channel ADC4.

Use

Slide S1-6 to the on position to connect +OUT of the AD8132 to ADC4.

Slide S1-6 to the off position to use ADC4 without the AD8132.

S1-7 ADC4

Use

Slide S1-7 to the on position to connect ADC4 of Header J3 directly to the ADC4 pin (Pin 1) of the ADuC7024.

Slide S1-7 to the off position to disconnect ADC4 of Header J3 from the ADC4 pin (Pin 1) of the ADuC7024.

S1-8 LED

Function

Connects the DAC1 output to the green LED of the demonstration circuit, D1.

Use

Slide S1-8 to the on position to connect the DAC1 output to D1.

Slide S1-8 to the off position to use the DAC1 output on Header J3.

EXTERNAL CONNECTORS ANALOG I/O CONNECTOR J3

Connector J3 provides external connections for all ADC inputs, reference inputs, and DAC outputs. The pinout of the connector is shown in Table 2.

POWER SUPPLY CONNECTOR J5

Connector J5 allows for the connection between the evaluation board and the 9 V power supply provided in the ADuC7024 development system.

EMULATION CONNECTOR J4

Connector J4 provides a connection of the evaluation board to the PC via a JTAG emulator.

SERIAL INTERFACE CONNECTOR J1

Connector J1 provides a simple connection of the evaluation board to the PC via a PC serial port cable provided with the ADuC7024 development system.

DIGITAL I/O CONNECTOR J2

Connector J2 provides external connections for all GPIOs. The pinout of the connector is shown in Table 3, with details of the pin functions.

Table 2. Pin Functions for Analog I/O Connector J3

| Pin No. | Function |
|---------|--------------------|
| J3-1 | AV_{DD} |
| J3-2 | AGND |
| J3-3 | V _{REF} |
| J3-4 | DAC _{REF} |
| J3-5 | ADC0 |
| J3-6 | ADC1 |
| J3-7 | ADC2 |
| J3-8 | ADC3 |
| J3-9 | ADC4 |
| J3-10 | ADC5 |
| J3-11 | ADC6 |
| J3-12 | ADC7 |
| J3-13 | ADC8 |
| J3-14 | ADC9 |
| J3-15 | V _{DIFF} |
| J3-16 | V _{OCM} |
| J3-17 | DAC0 |
| J3-18 | DAC1 |
| J3-19 | ADC _{NEG} |
| J3-20 | AGND |

AN-719

Table 3. Pin Functions for Digital I/O Connector J2

| Pin No. | Function | Pin No. | Function |
|---------|-------------------------------|---------|-------------------------------------|
| J2-1 | P4.5 | J2-17 | P0.7 |
| | PLAO[13] | | ECLK/XCLK/SIN/PLAO[4] |
| J2-2 | P4.4 | J2-18 | P2.0 |
| | PLAO[12] | | CONV _{START} /SOUT/PLAO[5] |
| J2-3 | P4.3 | J2-19 | P0.5 |
| | PLAO[11] | | IRQ1/ADC _{BUSY} /PLAO[2] |
| J2-4 | P4.2 | J2-20 | P0.4 |
| | PLAO[10] | | IRQ0/PWM _{TRIP} /PLAO[1] |
| J2-5 | P1.0 | J2-21 | P3.5 |
| | T1/SIN/SCL0/PLAI[0] | | PWM2 _L /PLAI[13] |
| J2-6 | P1.1 | J2-22 | P3.4 |
| | SOUT/SDA0/PLAI[1] | | PWM2 _H /PLAI[12] |
| J2-7 | P1.2 | J2-23 | P0.3 |
| | RTS/SCL1/PLAI[2] | | TRST/ADC _{BUSY} |
| J2-8 | P1.3 | J2-24 | P3.3 |
| | CTS/SDA1/PLAI[3] | | PWM1 _L /PLAI[11] |
| J2-9 | P1.4 | J2-25 | P3.2 |
| | IRQ2/RI/CLK/PLAI[4] | | PWM1 _H /PLAI[10] |
| J2-10 | P1.5 | J2-26 | P3.1 |
| | IRQ3/DCD/MISO/PLAI[5] | | PWM0 _L /PLAI[9] |
| J2-11 | P4.1 | J2-27 | P3.0 |
| | PLAO[9] | | PWM0 _H /PLAI[8] |
| J2-12 | P4.0 | J2-5 | P0.6 |
| | PLAO[8] | | T1/MRST/PLAO[3] |
| J2-13 | P1.6 | J2-28 | P0.0 |
| | DSR/MOSI/PLAI[6] | | CMP/PLAI[7] |
| J2-14 | P1.7 | J2-30 | P4.7 |
| | DTR/CSL/PLAO[0] | | PLAO[15] |
| J2-15 | P3.7 | J2-31 | P4.6 |
| | PWM _{SYNC} /PLAI[15] | | PLAO[14] |
| J2-16 | P3.6 | J2-32 | DGND |
| | PWM _{TRIP} /PLAI[14] | | |

POTENTIOMETER DEMONSTRATION CIRCUIT

By using the sample code in pot.c located in the code example folder, the variation in the potentiometer resistance can be seen on the output LED.

Note that the internal and external reference are 2.5 V, which gives an ADC input range of 0 V to 2.5 V in single-ended mode. The potentiometer can give a voltage between 0 V and $AV_{\rm DD}$ = 3.3 V.




Figure 2. Circuit Diagram of the RTD Circuit

SCHEMATIC




Figure 3. Evaluation Board Schematic




Figure 4. Evaluation Board Silkscreen

AN-719

ADuc7024 EVALUATION BOARD COMPONENT LISTING

Table 4.

| Component | Qty | Part | Description | Part No. | Mfg. |
|--|-----|---------------------|--|----------------------------------|----------------|
| EVAL-ADuC7024QS | 1 | PCB-1 | Two-sided surface mount PCB | | Analog Devices |
| QuickStart PCB | | | | | |
| PCB Stand-off | 4 | Stand-off | Stick-on mounting feet | 148-922 | Farnell |
| U1 | 1 | ADuC7024 | MicroConverter (64-lead CSP) | ADuC7024CP | Analog Devices |
| U2 | 1 | ADR291 | Band gap reference | ADR291ER | Analog Devices |
| U3 | 1 | AD8132 | Differential op amp | AD8132ARM | Analog Devices |
| U4 | 1 | AD8606 | Dual op amp, (8-pin SOIC) | AD8606AR | Analog Devices |
| U5 | 1 | ADP3333 | Fixed 3.3 V linear voltage regulator | ADP3333ARM3.3 | Analog Devices |
| Y1 | 1 | 32.768 kHz | Watch crystal | 971-3220 | Farnell |
| S1 | 1 | SW\8DIP | 8-way DIP switch | GH7242-ND | Digikey |
| S2, S3, S4 | 3 | Push button switch | PCB-mounted push button switch | 177-807 | Farnell |
| D1, D2, D3 | 3 | LED | 1.8 mm miniature LED | 359-9954 | Farnell |
| D4 | 1 | PRLL4002 | Diode | BAV103TPMSCT-ND | Digikey |
| C1, C5, C13, C15, C18, C22, C23 | 7 | 10 μF | Surface-mount tantalum capacitor, Taj-B case | 197-130 | Farnell |
| C2 to C4, C6, C12, C14, C16, C17, C24 | 9 | 0.1 μF | Surface-mount ceramic capacitor, 0603 case | 317-287 | Farnell |
| C7, C8 | 2 | 22 pF | Surface-mount ceramic capacitor, 0603 case | 722-005 | Farnell |
| C11, C19 | 2 | 470 nF | Surface-mount ceramic capacitor, 0603 case | 318-8851 | Farnell |
| C20, C21 | 2 | 12 pF | Surface-mount ceramic capacitor, 0603 case | 721-979 | Farnell |
| R1 | 1 | 10 kΩ potentiometer | 0.25 W, 4 series, 4 mm square sealed | TS53YJ 10K 20% TR (Lead free) | Vishay |
| R2 | 1 | 100 Ω | Surface-mount resistor, 0603 case | 933-2375 | Farnell |
| R3 | 1 | 200 Ω | Surface-mount resistor, 0603 case | 933-2758 | Farnell |
| R4 | 1 | 49.9 Ω | Surface-mount resistor, 0805 case | 311-49.9HRCT-ND | Digikey |
| R5, R6, R8, R9 | 4 | 348 Ω | Surface-mount resistor, 0603 case | 311-348HRCT-ND | Digikey |
| R7 | 1 | 24.9 Ω | Surface-mount resistor, 0805 case | 311-24.9HRCT-ND | Digikey |
| R10, R11 | 2 | 60.4 Ω | Surface-mount resistor, 0805 case | 311-60.4HRCT-ND | Digikey |
| R12, R18, R20 | 3 | 270 Ω | Surface-mount resistor, 0603 case | 933-0917 | Farnell |
| R13, R14 | 2 | 0 Ω | Surface-mount resistor, 0603 case | 933-1662 | Farnell |
| R15 to R17 | 3 | 1 kΩ | Surface-mount resistor, 0603 case | 933-0380 | Farnell |
| R19 | 1 | 1.5 Ω | Surface-mount resistor, 0603 case | 933-1832 | Farnell |
| R21, R22, R23, R24 | 4 | 100 kΩ | Surface-mount resistor, 0603 case | 933-0402 | Farnell |
| L1 | 1 | Ferrite bead | Surface-mount inductor, 1206 case | 952-6862 | Farnell |
| J1 | 1 | 4-pin header | 4-pin, 90° single row header | TSM-104-02-T-SH | Samtec |
| J2 | 1 | 32-pin header | 32-pin straight single row header | TSM-132-01-T-SV | Samtec |
| J3 | 1 | 20-pin header | 20-pin straight single row header | TSM-120-01-T-SV | Samtec |
| J4 | 1 | 20-pin header | 20-pin connector | HTST-110-01-L-DV | Samtec |
| J5 | 1 | Power socket | PCB-mounted socket | KLD-SMT2-0202-A | Kycon |
| | | | (2 mm pin diameter) | 5 | ., |