



Integrated Precision Battery Sensor for Automotive System

Silicon Anomaly

ADuC7034

This anomaly list describes the known bugs, anomalies, and workarounds for the ADuC7034 integrated precision battery sensor. The anomalies listed apply to all ADuC7034 packaged material branded as follows:

First Line ADuC7034

Second Line BCPZ

Analog Devices, Inc., is committed, through future silicon revisions, to continuously improving silicon functionality. Analog Devices tries to ensure that these future silicon revisions remain compatible with your present software/systems by implementing the recommended workarounds outlined here.

ADuC7034 FUNCTIONALITY ISSUES

Kernel Revision Identifier	Chip Marking	Silicon Status	Anomaly Sheet	No. of Reported Anomalies
A40	ADuC7034 BCPZ	Release	Rev. B	3

ADuC7034 PERFORMANCE ISSUES

Kernel Revision Identifier	Chip Marking	Silicon Status	Anomaly Sheet	No. of Reported Anomalies
A40	ADuC7034 BCPZ	Release	Rev. B	2

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2008–2010 Analog Devices, Inc. All rights reserved.

ANOMALIES

ADuC7034 Functionality Issues

1. Power-On-Reset [er001]

Background: The ADuC7034 integrates a power-on reset (POR) circuit holding the ASIC in reset for 20 ms typically, after VDD reaches 3.0 V typically.

Issue: Under particular conditions, the POR does not release the reset signal, that is, the ASIC remains in reset until a power cycle occurs. This POR issue only occurs under three specific and coincident power-on conditions:

- Fast ramp on VDD, nominally faster than 100 μ s from V_{INIT} to 12 V
- Initial value of VDD (V_{INIT}) = \sim 1.2 V
- Voltage on REG_DVDD at the time VDD ramp is reapplied = \sim 175 mV

Workaround: As previously noted, a fast VDD ramp (that is, ramping from \sim 1.2 V to 12 V in $<$ 100 μ s) is required as one of the conditions to initiate the reported POR issue. Analog Devices recommends careful selection of external power supply decoupling components to ensure that the VDD supply ramp rate can always be guaranteed to be $>$ 100 μ s under all VBAT power-on conditions. Specifically, Analog Devices recommends using a 10 Ω series resistor (1% tolerance maximum) and a 10 μ F decoupling capacitor (20% tolerance maximum) to ground on the VDD line between the reverse protection diode and the VDD, as shown in Figure 1.




Figure 1. External Power Supply Decoupling Components

Related Issues: None.

2. LIN Short-Circuit Protection [er002]

Background: The ADuC7034 integrates a short-circuit protection feature.

Issue: Under particular conditions, a LIN short-circuit event can damage the ADuC7034. This damage only occurs under three specific and coincident conditions:

- The ADuC7034 LIN pin is only connected to the LIN bus via a series inductor.
- VBAT is greater than or equal to 18 V.
- A LIN short circuit occurs while the LIN driver is driving the LIN bus low.

Workaround: Analog Devices recommends using a series resistor on the LIN pin to limit the amplitude voltage spike induced by the inductor when the short circuit to VBAT occurs. This voltage should not exceed the absolute maximum ratings of the LIN pin (40 V maximum).

In the case of a 33 μ H series inductor (10% tolerance), Analog Devices recommends using a 27.4 Ω series resistor (5% tolerance maximum), as shown in Figure 2.




Figure 2. External LIN Components

Related Issues: None.

3. ADC Overrange [er003]

- Background:** The ADuC7034 integrates a number of flags or status bits (ADCSTA[14:12]) to monitor overrange and underrange in the ADC interface. These bits, set automatically by hardware, are set to 1 to indicate an underrange or overrange has occurred in the ADC conversion. When this occurs, the data in the data register (ADCxDAT) is invalid. The conversion result in the data register (ADCxDAT) is clamped to negative full scale(underrange) or positive full scale(overrange).
- Issue:** Under certain limited operating conditions a large negative overrange does not produce the expected clamp to negative full scale. Two situations may occur:
- Issue 1: A clamp to positive full scale can occur, with the error bits (ADCSTA[14:12] set correctly.
 - Issue 2: The error bits are not set correctly, and the ADC data register is not clamped to positive full scale or negative full scale. This occurs when the ADCFLT register has the following settings:
ADCFLT[15] = 1 and ADCFLT[6:0] = 0x7E or 0x7F.
- Workaround:** A workaround for the two issues, when using the I-ADC, are as follows:
- Issue 1: The error bits (ADCSTA[14:12] can be monitored to identify an overrange or underrange condition in the ADC conversion.
 - Issue 2: It is recommended not to use these two ADC filter configurations (ADCFLT[6:0] = 0x7E or 0x7F, when ADCFLT[15] = 1).
- If it is necessary to use these configurations, a workaround for the I-ADC is available by using the overrange (ADCSTA[3]) bit in the ADCSTA register. Two configurations are available.
- This can be configured to produce an interrupt whenever the I-ADC input becomes grossly (133% of full scale) overrange in the positive or negative direction. Therefore, this interrupt, or status-bit, can be monitored to indicate that the input has overranged, allowing the PGA gain to be changed without having to wait until the full ADC conversion is complete.
 - If an interrupt is not required, this bit can be used as an additional validation of the data register. The I-ADC data register (ADC0DAT) is valid if the ADCSTA[0] is 1, and the ADCSTA[3] is 0.
-

ANOMALIES

ADuC7034 Performance Issues

1. ESD [pr001]

Background: The ADuC7034 is intended to be classified for HBM ESD rating of 2 kV.
Issue: The ADuC7034 HBM ESD is specified to 1 kV.
Workaround: Pending.
Related Issues: None.

2. WU Pin Latch-Up [pr002]

Background: The operating voltage of the WU pin is -3 V to $+33\text{ V}$.
Issue: There is a latch-up condition on the WU pin if a voltage below -1 V is applied on this pin.
Workaround: It is recommended to use a protection diode such as a BAS52, as shown in Figure 3, to avoid destructive damage to the part.




Figure 3. Protection Diode on WU Pin

Related Issues: None.

SECTION 1. ADuC7034 FUNCTIONALITY ISSUES

Reference Number	Description	Status
er001	Power-on reset	Open
er002	LIN short-circuit protection	Open
er003	ADC Overrange	Open

SECTION 2. ADuC7034 PERFORMANCE ISSUES

Reference Number	Description	Status
pr001	ESD	Open
pr002	WU pin latch-up	Open