

Cortex-M3-Based Serial Download Protocol

INTRODUCTION

A key feature of the Analog Devices, Inc., Cortex-M3-based device family is the ability of the devices to download code to their on-chip Flash/electronically erasable (EE) program memory while in circuit. An in circuit code download is conducted over the device universal asynchronous receiver transmitter (UART) serial port, and is thus commonly referred to as a serial download.

The serial download capability allows developers to reprogram the device while it is soldered directly onto the target system, thus avoiding the need for an external device programmer. The serial download feature also enables system upgrades to be performed in the field; all that is required is serial port access to the Cortex-M3-based device. This serial download feature means manufacturers can upgrade system firmware in the field without having to swap out the device.

Any Cortex-M3-based device can be configured for serial download mode via a specific pin configuration at power-on or after any reset or a specific reset.

Refer to the device specific hardware reference manual for the entry criteria to serial download mode. For example, on the [ADuCM360](#), the P2.2 input pin is checked during kernel execution. If this pin is low after power-up or any type of reset, the device enters serial download mode.

In serial download mode, an on-chip resident loader routine is initiated. The on-chip loader configures the device UART and, via a specific serial download protocol, communicates with any host machine to manage the download of data into its Flash/EE memory spaces. The format of the program data to download must be little endian.

Serial download mode operates within the standard supply rating of the device. Therefore, there is no requirement for a specific high programming voltage because it is generated on-chip.

As part of the development tools, a Windows® program (CM3WSD.exe) is provided by Analog Devices. This program allows the user to download code from the PC serial ports, COM1 to COM31, inclusive, to the Cortex-M3-based device. Note, however, that any master host machine—PC, microcontroller, or digital signal processor (DSP)—can download to the Cortex-M3-based device if the host machine adheres to the serial download protocols detailed in this application note.

This application note details the Cortex-M3-based device serial download protocol, allowing end users to understand and implement this protocol (embedded host to embedded Cortex-M3-based device) in an end target system.

For the purposes of clarity, the term host refers to the host machine (PC, microcontroller, or DSP) attempting to download data to the Cortex-M3-based device. The term loader refers to the on-chip serial download firmware on the Cortex-M3-based device.

The Analog Devices Cortex-M3-based device family includes the [ADuCM310](#), the [ADuCM320/ADuCM322](#), the [ADuCM360/ADuCM361/ADuCM362/ADuCM363](#), and the [ADuCRF101](#).

TABLE OF CONTENTS

Introduction	1
Revision History	2
Running the Microconverter Loader	3
Physical Interface	3

Defining the Data Transport Packet Format	3
Commands	4
Command Example	6
LFSR Code Example.....	7

REVISION HISTORY

11/2017—Rev. A to Rev. B

Changes to Application Note Title and Introduction Section	1
Changes to Running the Microconverter Loader Section, Physical Interface Section, Figure 1, Checksum Field Section, and Table 1	3
Changes to Verify Command for ADuCM360/ADuCM361 and ADuCRF101 Section, Table 3, Table 4, Table 5, and Table 6	4
Added Verify Command for ADuCM362/ADuCM363, ADuCM320/ADuCM322, and ADuCM310 Section, Cyclic Redundancy Check (CRC) Calculation Section, Table 7, Table 8, and Table 9; Renumbered Sequentially.....	5
Changes to Remote Reset Command and Table 10	5

Changes to Erase Command Example Section, Write Command Example Section, Verify Command for ADuCM360/ADuCM361 and ADuCRF101 Example Section, Verify Command for ADuCM362/ADuCM363, ADuCM320/ADuCM322, and ADuCM310 Example Section, and Remote Reset Command Example Section	6
--	---

1/2013—Rev. 0 to Rev. A

Changes to Introduction	1
-------------------------------	---

9/2012—Revision 0: Initial Version

LFSR CODE EXAMPLE

The signature is a 24-bit CRC with the polynomial $x^{24} + x^{23} + x^6 + x^5 + x + 1$. The initial value is 0xFFFFFFF.

```
long int GenerateChecksumCRC24_D32(unsigned long ulNumValues,unsigned long *pulData)
{
    unsigned long i,ulData,lfsr = 0xFFFFFFFF;

    for (i= 0x0; i < ulNumValues;i++)
    {
        ulData = pulData[i];
        lfsr = CRC24_D32(lfsr,ulData);
    }

    return lfsr;
}

static unsigned long CRC24_D32(const unsigned long old_CRC, const unsigned long Data)
{
    unsigned long D      [32];
    unsigned long C      [24];
    unsigned long NewCRC [24];
    unsigned long ulCRC24_D32;
    unsigned long int f, tmp;
    unsigned long int bit_mask = 0x0000001;

    tmp = 0x0000000;
    // Convert previous CRC value to binary.
    bit_mask = 0x0000001;
    for (f = 0; f <= 23; f++)
    {
        C[f]   = (old_CRC & bit_mask) >> f;
        bit_mask = bit_mask << 1;
    }

    // Convert data to binary.
    bit_mask = 0x0000001;
    for (f = 0; f <= 31; f++)
    {
        D[f]   = (Data & bit_mask) >> f;
        bit_mask = bit_mask << 1;
    }

    // Calculate new LFSR value.
    NewCRC[0] = D[31] ^ D[30] ^ D[29] ^ D[28] ^ D[27] ^ D[26] ^ D[25] ^
                D[24] ^ D[23] ^ D[17] ^ D[16] ^ D[15] ^ D[14] ^ D[13] ^
                D[12] ^ D[11] ^ D[10] ^ D[9] ^ D[8] ^ D[7] ^ D[6] ^
                D[5] ^ D[4] ^ D[3] ^ D[2] ^ D[1] ^ D[0] ^ C[0] ^ C[1] ^
                C[2] ^ C[3] ^ C[4] ^ C[5] ^ C[6] ^ C[7] ^ C[8] ^ C[9] ^
                C[15] ^ C[16] ^ C[17] ^ C[18] ^ C[19] ^ C[20] ^ C[21] ^
                C[22] ^ C[23];
    NewCRC[1] = D[23] ^ D[18] ^ D[0] ^ C[10] ^ C[15];
    NewCRC[2] = D[24] ^ D[19] ^ D[1] ^ C[11] ^ C[16];
    NewCRC[3] = D[25] ^ D[20] ^ D[2] ^ C[12] ^ C[17];
    NewCRC[4] = D[26] ^ D[21] ^ D[3] ^ C[13] ^ C[18];
    NewCRC[5] = D[31] ^ D[30] ^ D[29] ^ D[28] ^ D[26] ^ D[25] ^ D[24] ^
                D[23] ^ D[22] ^ D[17] ^ D[16] ^ D[15] ^ D[14] ^ D[13] ^
                D[12] ^ D[11] ^ D[10] ^ D[9] ^ D[8] ^ D[7] ^ D[6] ^
                D[5] ^ D[3] ^ D[2] ^ D[1] ^ D[0] ^ C[0] ^ C[1] ^ C[2] ^
                C[3] ^ C[4] ^ C[5] ^ C[6] ^ C[7] ^ C[8] ^ C[9] ^ C[14] ^
                C[15] ^ C[16] ^ C[17] ^ C[18] ^ C[20] ^ C[21] ^ C[22] ^
                C[23];
    NewCRC[6] = D[28] ^ D[18] ^ D[5] ^ D[0] ^ C[10] ^ C[20];
}
```

```
NewCRC[7] = D[29] ^ D[19] ^ D[6] ^ D[1] ^ C[11] ^ C[21];
NewCRC[8] = D[30] ^ D[20] ^ D[7] ^ D[2] ^ C[12] ^ C[22];
NewCRC[9] = D[31] ^ D[21] ^ D[8] ^ D[3] ^ C[0] ^ C[13] ^ C[23];
NewCRC[10] = D[22] ^ D[9] ^ D[4] ^ C[1] ^ C[14];
NewCRC[11] = D[23] ^ D[10] ^ D[5] ^ C[2] ^ C[15];
NewCRC[12] = D[24] ^ D[11] ^ D[6] ^ C[3] ^ C[16];
NewCRC[13] = D[25] ^ D[12] ^ D[7] ^ C[4] ^ C[17];
NewCRC[14] = D[26] ^ D[13] ^ D[8] ^ C[0] ^ C[5] ^ C[18];
NewCRC[15] = D[27] ^ D[14] ^ D[9] ^ C[1] ^ C[6] ^ C[19];
NewCRC[16] = D[28] ^ D[15] ^ D[10] ^ C[2] ^ C[7] ^ C[20];
NewCRC[17] = D[29] ^ D[16] ^ D[11] ^ C[3] ^ C[8] ^ C[21];
NewCRC[18] = D[30] ^ D[17] ^ D[12] ^ C[4] ^ C[9] ^ C[22];
NewCRC[19] = D[31] ^ D[18] ^ D[13] ^ C[5] ^ C[10] ^ C[23];
NewCRC[20] = D[19] ^ D[14] ^ C[6] ^ C[11];
NewCRC[21] = D[20] ^ D[15] ^ C[7] ^ C[12];
NewCRC[22] = D[21] ^ D[16] ^ C[8] ^ C[13];
NewCRC[23] = D[31] ^ D[30] ^ D[29] ^ D[28] ^ D[27] ^ D[26] ^ D[25] ^
D[24] ^ D[23] ^ D[22] ^ D[16] ^ D[15] ^ D[14] ^ D[13] ^
D[12] ^ D[11] ^ D[10] ^ D[9] ^ D[8] ^ D[7] ^ D[6] ^
D[5] ^ D[4] ^ D[3] ^ D[2] ^ D[1] ^ D[0] ^ C[0] ^ C[1] ^
C[2] ^ C[3] ^ C[4] ^ C[5] ^ C[6] ^ C[7] ^ C[8] ^ C[14] ^
C[15] ^ C[16] ^ C[17] ^ C[18] ^ C[19] ^ C[20] ^ C[21] ^
C[22] ^ C[23];

ulCRC24_D32 = 0;
// LFSR value from binary to hex.
bit_mask = 0x00000001;
for (f = 0; f <= 23; f++)
{
    ulCRC24_D32 = ulCRC24_D32 + NewCRC[f] * bit_mask;
    bit_mask = bit_mask << 1;
}
return(ulCRC24_D32 & 0x00FFFFFF);
}
```