

## Hybrid Video Digital-to-Analog Converters

HDG-0407/0807

FEATURES
Update Rates to 150MHz
Low Glitch
Complete Composite Inputs
Single +5V Power Supply
TTL-Compatible Inputs
Directly Drives 75Ω to Ground

**APPLICATIONS** 

Raster Scan Displays Color Graphics

Analytical Instrumentation
TV Video Reconstruction



The HDG-0807/0407 D/A Converters are extensions of the technology and capabilities of the HDG-Series high-speed faster scan D/A converters. They offer the user increased flexibility because of their ability to operate on a single +5V power supply, and their compatibility with TTL signals.

The units are available in two resolutions, or levels, of Gray Scale output. The HDG-0407 accepts four bits (16 levels) of digital input; and the HDG-0807 is an eight-bit (256 levels) device.

All versions have complete composite controls, including self-contained, digitally-controlled sync and blanking; and a reference

ANALOG DEVICES

DA CONVERTER


MADE IN USA

MADE IN USA

while control input to help assure compatibility with EIA Standards RS-170, RS-330, and RS-343-A Performance is enhanced even more with a 10% bright input capability.

Output impedance is 750 and the full-scale output current is capable of developing standard video levels across video loads. An output current mirror shifts the output to ground reference while attenuating power supply noise by means of common-mode rejection.

Model numbers with "BW" suffixes are housed in 24-pin non-hermetic ceramic dual-in-line packages. Versions with "BD" suffixes are housed in hermetically-sealed ceramic DIP packages.



HDG-0407/0807 Composite Waveform


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062 Tel: 617/329-4700 TWX: 710/394-6577

West Coast 714/641-9391 Mid-West 312/653-5000 Texas 214/231-5094

# **SPECIFICATIONS** (typical @ + 25°C with nominal power supplies unless otherwise noted)

Parameter	Units	HDG-0407BD/BW	HDG-0807BD/BW	
RESOLUTION	Bits	4	8	<b>OUTLINE DIMENSIONS</b>
LEAST SIGNIFICANT BIT (LSB) WEIGH	łΤ			Dimensions shown in inches and (mm).
Voltage (adjustable)	mV .	40	2.5	
Current (adjustable)	μА	1067	67	1.295 ±0.015 (32.89 ±0.381)
ACCURACY				DOT ON TOP 0.050 (1.27) TYP
(GS = Gray Scale; FS = Full-Scale) Linearity	± % GS	3.2	0.2	AND INDEX DENOTE PIN NO. 1
Differential Linearity	±%GS, max	3.2	0.2	0.160 ± 0.020
Zero Offset (Initial)				$\frac{1}{2}$ (4.06 ± 0.508)
Voltage	mV, max	50	*	0.230 (5.842)
Monotonicity		Guaranteed	*	0.025 ± 0.010 0.635 ± 0.254)
TEMPERATURE COEFFICIENTS				
Linearity	ppm/°C (max) ppm/°C (max)	15 (30) 350 (1,000)	*	$\begin{pmatrix} 0.040 & 0.018 & 0.100 \pm 0.005 \\ (1.016) & (0.457) & (2.54 \pm 0.127) \end{pmatrix}$
Gain Zero Offset	mV/°C(max)	1.0(2.0)	*	TYP TYP TYP
DYNAMIC CHARACTERISTICS -			ONTO 100 TO 100	1.100 ± 0.005
GS OUTPUT <sup>1</sup>				$(27.94 \pm 0.127)$
Settling Time	% GS;	6.4	0.4	0.790 ±0.010
LSB Midscale Voltage Change	ns (max)	8(10)	14(16)	(20.06 ± 0.254)
0V to FS GS Voltage Change	ns (max)	10(12)	15 (18)	
Slew Rate Rise Time	V/μs	250 2.2	*	7
Glitch Impulse <sup>2</sup>	NS V-s	50	*	- 0.010 ± 0.002
DIGITAL DATA INPUTS	11/			0.600 ± 0.010 _
Logic Comparability	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	TTI	<b>*</b>	(15.24 ± 0.254)
Coxing	1 / \	Binary	* \ ~	
	1 — >	(BIN)	$\backslash \backslash \backslash / / /$	and the second s
Logic Levels <sup>3</sup>	/     \	() 2 6 ( 15/0)	.)   / /	PIN DESIGNATIONS
"0"	V (min/max) V (min/max)	(43.8/+5.0) (8/+3.0)	Î	(As Viewed from Bottom)
Loading (each bit)	v (ixiii/iiiax)	5pF and 2kΩ	7 1 1 1	
Zouting (out only	$\sim$	to +5V	/	Pin Function Pin Function
Data Update Rate	MHz (Guaranteed	1) 50 (45)	*/	24 ANALOG GROUND 1 +5V
STROBE INPUT				23 REFERENCE WHITE 2 DIGITAL GROUND
Logic Compatibility		TTL	*	22 COMPOSITE BLANKING 3 BIT 1 (MSB)
Logic Levels	V/	(125(150)		2 1 10% BRIGHT 4 BIT 2 BIT 3
"0"	V (min/max) V (min/max)	(+2.5/+5.0) (0/+1.5)	*	20 SETUP 5 BIT 3 19 COMPOSITE SYNC 6 BIT 4
Loading	v (mm/max)	lpF and 2.2kΩ	*	18 ANALOGOUTPUT 7 STROBE
		to +4.4V		17 +5V 8 BIT5
Setup Time (Data)	ns, min	3	*	16 +5V 9 BIT 6
Hold Time (Data)	ns, min	3	*	15 +5V 10 BIT 7 14 +5V 11 BIT 8 (LSB)
Propagation Delay	ns (max)	0		13 GLITCHADJUST 12 +5V
10% BRIGHT, REFERENCE WHITE, COMPOSITE SYNC, AND				NOTES: For HDG-0407 units, Pin 6 is LSB; Pins 8, 9, 10 and 11 are present
COMPOSITE BLANKING INPUTS				but not used. For both units, connect Pins 2 and 24 together and
Logic Compatibility		TTL	*	to low-impedance ground plane as close to case as possible. +5V must be applied to all designated pins.
Logic Levels				+ 5 v must be applied to all designated phis.
"1"	V (min/max)	(+3.8/+5)	*	
"0"	V (min/max)	(0/+3.5)	*	
Loading		5pF and $2k\Omega$ to $+5V$		
CDEED DED COD MANOR		10 T 3 V		
SPEED PERFORMANCE – CONTROL INPUTS				
Settling Time to 10% of Final Value for:				
10% Bright	ns (max)	15	*	
Reference White	ns (max)	15	*	
Composite Sync	ns (max)	15	*	
Composite Blanking	ns (max)	15		
SETUP CONTROL	mV (IRE Units)	0(0)	*	
+5V	mV (IRE Units) mV (IRE Units)	0(0) 53.25(7.5)	*	
Open		22.00 (1.0)		
Open ANALOG OUTPUT	mv (IRL Omts)			
ANALOG OUTPUT		600	637.5	
ANALOG OUTPUT GS Voltage p-p <sup>4</sup>	mV (±4%) V	600 - 3 to + 3	637.5 -3 to +3	
ANALOG OUTPUT	mV(±4%)	600 -3 to +3 75 (71/79)	637.5 -3 to +3	
ANALOG OUTPUT GS Voltage p-p <sup>4</sup> Compliance Internal Impedance	mV ( ± 4%) V	-3  to  +3	-3  to  +3	
ANALOG OUTPUT GS Voltage p-p <sup>4</sup> Compliance	mV ( ± 4%) V	-3  to  +3	-3  to  +3	
ANALOG OUTPUT GS Voltage p-p <sup>4</sup> Compliance Internal Impedance  OUTPUT – REFERENCE WHITE <sup>5</sup> (Assumes Setup is Open, Which is Equivalent to 7.5 IRE Units)	mV ( ± 4%) V	-3  to  +3	-3  to  +3	
ANALOG OUTPUT GS Voltage p-p <sup>4</sup> Compliance Internal Impedance OUTPUT - REFERENCE WHITE <sup>5</sup> (Assumes Setup is Open, Which is Equivalent to 7.5 IRE Units) Voltage	$mV(\pm4\%) \\ V \\ \Omega(min/max)$	-3 to +3 75 (71/79)	-3  to  +3	
ANALOG OUTPUT GS Voltage p-p <sup>4</sup> Compliance Internal Impedance  OUTPUT – REFERENCE WHITE <sup>5</sup> (Assumes Setup is Open, Which is Equivalent to 7.5 IRE Units)	mV ( ± 4%) V	- 3 to + 3 75 (71/79) Normal	-3  to  +3	
ANALOG OUTPUT GS Voltage p-p <sup>4</sup> Compliance Internal Impedance  OUTPUT – REFERENCE WHITE <sup>5</sup> (Assumes Setup is Open, Which is Equivalent to 7.5 IRE Units) Voltage Logic "1"	$mV(\pm4\%) \\ V \\ \Omega(min/max)$	-3 to +3 75 (71/79)	-3  to  +3	
ANALOG OUTPUT GS Voltage p-p <sup>4</sup> Compliance Internal Impedance OUTPUT - REFERENCE WHITE <sup>5</sup> (Assumes Setup is Open, Which is Equivalent to 7.5 IRE Units) Voltage	$mV(\pm4\%) \\ V \\ \Omega(min/max)$	- 3 to + 3 75 (71/79) Normal	-3  to  +3	



HDG-0807 Block Diagram

#### THEORY OF OPERATION

Refer to the block diagram of the HDG-0807 D/A Converter and the HDG-0407/0807 composite output waveform.

The digital input bits represent the Gray Scale values (the discrete levels between Reference Black and Reference White) in a composite video signal. For HDG-0407 units, there are 16 (2<sup>4</sup>) of these levels; and for the HDG-0807, 256 (2<sup>8</sup>) levels.

Input bits are applied to Pins 3-6 and Pins 8-11 for the HDG-0807; for the HDG-0407, only Pins 3-6 are used.

The output analog signal (at Pin 18) will be a function of these digital inputs. The output will also be affected by the TTL levels at the control inputs of 10% Bright, Reference White, Composite Sync, and Composite Blanking; and the level of the control signal (expressed in terms of IRE units) at the Setup input.

The total effect of these combined signals can be illustrated in a truth table format if arbitrary values are assigned for Gray scale inputs, and various combinations of control inputs are selected.

go to a Reference Black value of 338.25mV less some amount, as determined by the voltage at Setup. The 53.25mV example to Table I Refe used in the Specifications section of the data sheet is based on log Device 2.5thV for weighting the LSB during calithe Setup input floating, which is equivalent to 7.5 IRE units. Ana s uses oration of the converter, (For this example, the analog output would be 285mV.) which causes the full-scale 637.5mV of the HDG 0807 to be different from the ideal 643mV output shown in th e composite waveform in the RS-170 standard. INPUTS 10% BRIGHT ANALOGO 124.2 ith respect to Sync level. HDG-0407 Gray Scale output is 37,5mV less tha 8-bit output

output signal.

signal is also operated.

Table I. Digital Inputs vs. Analog Output

#### **APPLICATIONS**

The HDG-0407 and HDG-0807 are specifically designed for operation in raster scan graphics applications, in which digital input data are being changed at a relatively high rate.

The D/A output is generally ac-coupled to the monitor, which eliminates the changing dc offset associated with the thermal drift of the level shift circuits. This offset drift, which is a function of output level, is held to a maximum of 50mV and will not affect dynamic video levels.

For optimum performance, ground pins 2 and 24 should be connected together and to a large ground plane near the unit. As indicated in the footnotes on the pin designations table, +5V must be applied to all pins which are called out to receive it.

The performance of the HDG devices can be enhanced with external bypass capacitors which will supplement the internal components. Low-frequency bypassing should be provided with  $1\mu F$  (or larger) tantalum capacitors between the +5V supply pins and ground. High-frequency bypassing can be provided with ceramic capacitors of  $0.1\mu F$  or larger. All bypass capacitors should be tied as closely as possible to the hybrid power supply pins.

A 200 $\Omega$  potentiometer between +5V and ground with the center arm connected to Pin 13 changes the threshold of the internal

current switches; this can reduce the amount of glitch from the typical 50pV-s to a lesser value when required.

This disparity does not cause any problems in using the device, since both the ideal value and the actual value are well within

Referring again to the block diagram, the Strobe input applied to the HDG D/A clocks the input registers when the strobe

signal makes the transition from a logic "0" to a logic "1". The

purpose of the registers is to remove time skew from the digital input bits and minimize perturbations or "glitches" in the analog

Composite Blanking input resets the input registers to 00 000 000.

A logic "0" signal applied to the Reference White input sets the

input registers, thereby overriding the video input word. When

this occurs, the analog output of the converter goes to 1046.75mV

or to 975.75mV, depending upon whether or not the 10% Bright

When Composite Blanking is operated, the analog output will

the tolerances of the output and the RS-170 standard.

A logic "0" applied to either the Composite Sync or

For best performance, standard 24-pin hybrid sockets should be avoided. Individual pin sockets are preferable for evaluating devices and are available from Analog Devices; in final designs, the D/A should be soldered directly into the printed circuit board without sockets.

If it is necessary to route digital signals and/or strobe signals for distances greater than one inch (2.54cm), microstrip techniques should be used. Otherwise, the performance of the D/A converter may be affected adversely.

### ORDERING INFORMATION

There are two versions of the 4-bit converter, and two versions of the 8-bit device; all units operate over a temperature range of -25°C to +85°C. For 4-bit operation, order the HDG-0407BD or HDG-0407BW; for 8-bit converters, the model numbers are HDG-0807BD or HDG-0807BW. In these model numbers, the "D" in the suffix indicates a ceramic, hermetically-sealed DIP; and the "W" indicates a non-hermetic ceramic DIP.

Versions are available screened to military requirements; contact the factory for details. It is also possible to order units with synchronous functions on a "special order" basis; detailed information is available from the factory.