

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT

This document outlines the basic procedure for designing a loop filter for legacy HMC products such as the HMC439QS16G, HMC3716LP4E, HMC440QS16GE, HMC698LP4E and HMC699LP4E that do not utilize a charge pump. Because a charge pump isn't used, voltage pulses, as opposed to current pulses are output. There is a work around for this using the HMC PLL Design tool. If not found on the product splash page on the website please use the link provided below.

<http://www.hittite.com/products/view.html/view/HMC703LP4E>

Hittite
MICROWAVE PRODUCTS
FROM ANALOG DEVICES

Welcome: Guest
[Register](#) | [Log in](#) | [Order History](#)
[Shopping Cart](#): 0 Items

Company | Investors | New Products | Press Releases | Careers | Contact Us

VISIT ANALOG DEVICES

- Military & Space ▶
- Keragis Modules ▶
- Instrumentation ▶
- Connectorized Modules ▶
- ICs ▼
 - Amplifiers
 - Attenuators
 - Automatic Gain Control
 - Broadband Time Delay
 - Clocks & Timing
 - Comparators
 - Crosspoint Switch
 - Data Converters
 - DC Power Conditioning
 - DC Power Management
 - Filters - Tunable
 - Freq. Dividers & Detectors
 - Freq. Multipliers
 - High Speed Digital Logic
 - IF/Baseband Processing Interface
 - Limiting Amplifiers
 - Mixers
 - Mods & Demodulators
 - Mux & Demux
 - Optical Modulator Drivers
 - Passives
 - Phase Shifters
 - PLLs
 - PLLs with Integrated VCOs
 - Power Detectors
 - SDLVAs
 - Signal Conditioners
 - Switches
 - Transceivers
 - Transimpedance Amplifiers
 - Variable Gain Amplifiers
 - VCOs & PLOs
 - Velocium

[Home](#)

HMC703LP4E

8 GHz Fractional-N PLL with Sweeper

Product Details
[Data Sheet](#)
[Application Notes](#)
[Package Layout](#)
[Tape & Reel](#)
 ECCN: EAR99

Quality & Reliability
[Environmental Data Sheet](#)
[Qualification Test Reports](#)

Life Cycle Status
[Production](#)
[Recommended for New Designs](#)

Product Support
[User's Manual](#)
[Eval. PCB Schematic](#)
[Software Download](#)

Freq. (GHz)	Function	Max. PFD Freq. (MHz)	Figure of Merit (Fract/Int) (dBc/Hz)	Freq. Res. (Hz)	Bias Supply	Package
DC - 8	Fractional-N with Sweeper	100	-230 / -233	3	+5V @ 6 mA +3.3V @ 52 mA	LP4E

Features

- Wide band: DC - 8 GHz RF Input
- Industry Leading Phase Noise & Spurious: -112 dBc/Hz @ 8 GHz Fractional, 50 kHz Offset
- Figure of Merit:
 - 230 dBc/Hz Frac. Mode
 - 233 dBc/Hz Int. Mode
- High PFD rate: 100 MHz
- 24 Lead 4 x 4 mm SMT Package: 16 mm²


Typical Applications

- Microwave Point-to-Point Radios
- Base Stations for Mobile Radio (GSM, PCS, DCS, CDMA, WCDMA)
- Wireless LANs, WiMAX
- Communications Test Equipment
- CATV Equipment
- Automotive Sensors
- AESA - Phased Arrays
- FMCW Radar Systems


Functional Diagram

Under the "Product Support" heading click on "Software Download" and fill out the form. A link will be sent that allows you to download and install the software.

Once installed Launch the application using the executable shown below.




USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT




Under File, select “Load Hittite PLL Model File”, then select “PLLs with Integrated Microwave VCOs”, “HMC778LP6CE” and finally “hmc778 Eval Board as Built.pll”. Click “Open”. Note the “Filter Design” radio button in the upper right side – this will be used later to select the proper loop filter type while the “Noise Contributions” radio button will allow us to enter the phase noise for various components in our synthesizer.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT



HMC778LP6CE PLL file. Note that this will automatically populate the main form as well as other sub-forms with information that is relevant to the HMC778LP6CE. Much of this information will need to be altered for our application.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT



Under “Tools” there are several features that are helpful. Under “Options” one can define the component series that will be used to generate the loop filter values. I typically set these as shown.


USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT

Part Type	Part Name
PFD	HMC439QS16G
VCO	Crystek CVCO55CL-0902-0928
Opamp	ADA 4084-1
Ref	920MHz
N = 1	Active Loop

OK

Under “Parts Information”, details relative to the design may be entered. Here I’ve updated the values.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT



Clicking the “FILTER DESIGN” radio button opens the Loop Filter design synthesis form. There are several key things to understand regarding this form and its use for designing a loop filter for legacy HMC (now Analog Devices) PFD’s and PFD based synthesizers.


- 1) The only TYPE of loop filter that can be derived using this tool for these PFD based products (with this application) is the “PFD Filter”. The remaining types apply to charge pump based PLL’s.
- 2) The (2) columns of text boxes under the schematic allow the user to customize the synthesis of the loop values based on their specific application. The column of text boxes on the left should be considered “Inputs” while the column on the right will be the synthesized values. Our decisions here will affect R1 and C3 only, the remaining components will be synthesized later.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT

- VCO Input is equivalent to the input capacitance of the Vtune port on the VCO. Here it's been changed to 100pF to match that of the VCO we plan to use.
- $C3/Cvco$ is simply the ratio of the capacitance of the shunt capacitor on the 3rd pole vs the Vco input capacitance. This drives the derivation of C3 when "Apply" is clicked. Note that $1000 * 100pF = 100nF$.
- Lastly RL should be set to "200" since this is the value of our pull-up resistors on NU / ND and the R1 / RL ratio should be set to "1 Ohms". Click "Apply" and R1 should update to "200 Ohms" as well.
- Finally click "OK" and exit the form.


Typical PLL Application Circuit using HMC439QS16G

PLL application shown for a 12.8 GHz Fout. Contact HMC to discuss your specific application.




The applications circuit from the HMC439QS16G is shown above. Although this application is somewhat different than the one discussed here, there are still some important similarities. Note that the 200Ω pull-up resistors on the NU / ND outputs and the 20Ω resistors on the U/D outputs. We always want to use the NU / ND outputs as they are turned off most of the time and will thus have 6dBc/Hz lower phase noise than the U/D output. The resistor values shown are set for optimal phase noise performance. Deviating from this will alter the output swing and degrade phase noise. For optimal temperature performance use 1% values. Lastly, note that the HMC439QS16G and HMC440QS16G are the only parts that utilize external pull-up resistors. These resistors have been integrated into newer parts such as the HMC3716LP4E, HMC698LP5E and HMC699LP5E.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT




Next use the "Noise Contributions" radio button to display the above menu. Here I've entered the Crystal Oscillator / Input Noise values from the phase noise plot shown in the VCO datasheet after adjusting them for the difference in frequency. Note that I've also de-selected the "Fractional N" mode check box. This will improve the phase noise inside the loop bandwidth by 2-3dB typically as Integer mode will be assumed. The "Add / Subtract from Crystal Phase Noise" can be used to quickly tweak the model if measured values differ from the typical values shown on the datasheet.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT




Reference Path Noise can be left alone unless details are known.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT




Phase Detector noise scales at $10 \cdot \log(F)$ so the noise as shown on the HMC439 datasheet can be entered and the “Phase Detector Noise Specification Frequency” can be set to 100MHz and it will be scaled as the PFD frequency is altered on the main form.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT



Here is the phase noise plot from the oscillator that we plan to use. Enter this information into the

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT



The simplest method for accounting for the VCO contribution is to check the “Use Simple VCO Model?” box and enter the phase noise offset frequencies and the corresponding “Open Loop VCO Noise” shown on the VCO datasheet. Note that a slope of 30dB / decade was used to derive the 100hz value to account for the 1/f noise slope. If you have measured data that is slightly different you may enter an offset. Lastly, enter the Pushing Figure from the datasheet and click “Apply”.

If an RF divider will be used between the VCO output and the input to the PFD the offsets and residual or additive noise may be entered using the RF Divider Noise radio button.

All devices discussed in this document require an active loop filter which means an op amp will be needed as part of the loop filter. Most of the microwave VCO’s offered by Analog Devices require a tuning voltage range of 2 – 13V anyway. The offsets and residual noise from the Analog Devices ADA4084-1op-amp that will be used can be entered for the op amp based on the information shown in the op amp datasheet in the same manner as illustrated above.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT




Figure 78. PSRR vs. Frequency





Figure 83. Voltage Noise Density vs. Frequency

Be sure to base the values on the information shown for the desired op amp bias conditions. You may need to convert the values from $nV \sqrt{Hz}$ to $dB V^2/v \sqrt{Hz}$ or $dB A^2/v \sqrt{Hz}$. Use $Z_o = 50\Omega$.



Other Noise contributors in the output path may be added as well using the Composite Noise / Output Path radio button. To compare the synthesized results to a desired specification, enter the values for the respective offsets in the Phase Noise Mask window.

Finally, the integrated noise can be viewed after passing it through an ideal high pass filter. The filter parameters are specified using the High Pass Noise Integration radio button. Typically this is left as is. Click "Apply" and close the Noise Contribution window.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT


MAIN WINDOW

Enter the desired synthesizer parameters into the region shown by the red box above. The Phase Detector Gain when the PFD Filter type is used will be specified in V / Rad (the output of the HMC439QS16GE is 2V pp).

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT

FILTER DESIGN

The 'Filter Design' radio button allows selection of various loop filter types.



We will need to use the PFD Filter type as shown above.

Next, enter the VCO Input capacitance from the VCO datasheet. C3 will be derived based on this value and the ratio shown for C3 / Cvco (1000 is typical).

R1 / RL Ratio should be left at 1 as R1 will be derived based on the value we list for RL. RL is equivalent to the 200Ω pull-up resistor shown on the applications circuits for the HMC439QS16GE. On newer parts these 200Ω resistors were moved inside the device so although you will still need to specify the value here, you will not populate 'RL' on your layout, you


USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT

will still need to populate R1. Another pitfall that is often made is altering the value of RL. This sets the voltage swing and provides the optimum noise performance so the value should remain at 200Ω. R1 should match this value.

The remaining values will be automatically calculated from the 'Main' form. Click 'Apply' and close the 'Loop Filter Design' window.

Clicking 'Compute' yields the result shown above. Note that C2 is an unrealistically large value due to our narrow loop bandwidth.

USING THE HMC DESIGN TOOL FOR SYNTHESIZERS WITH A PFD OUTPUT



Increasing the Loop bandwidth yields a more realistic value. After computing use the 'Set Scale' buttons to re-scale if desired. To tweak the performance, check the 'Fix RC Values' box. This will calculate the loop response based on the component values instead of the 'Desired Bandwidth' and 'Desired Phase Margin' text boxes.

Note that depending on the design, when $N = 1$ you may see up to a 3dB degradation over the synthesized performance.