

Figure 2. No Plateau at the Low End, Down to 100 μA I_{SENSE}

The transistor used in this design, Infineon's BSP322P, has an upper-bound I_{DSS} of 1 μA at $|V_{DS}| = 100V$. As a good estimate for the typical I_{DSS} of the BSP322P in this application, at room temperature, with $V_{DS} = -7.6V$, I_{DSS} is only 0.2nA, resulting in just 1 μV error output, or equivalent 100nA input current error, when measuring 0A input current.

Architecture

The LT1389-4.096 reference, along with the bootstrap circuit composed of M2, R2, and D1, establishes a very low power isolated 3V rail ($4.096V + V_{TH}$ of M2, typically $-1V$) that protects the LTC2063 from seeing its absolute maximum supply voltage of 5.5V. Although a series resistance could suffice for establishing bias current, using transistor M2 allows for much higher overall supply voltages while also limiting current consumption to a mere 280 μA at the high end of the supply range.

Precision

The LTC2063's input offset voltage contributes a fixed input-referred current error of 10 μA typical. Out of 250mA full-scale input, the offset results in only 0.004% error. At the low end, 10 μA out of 100 μA is 10% error. Since the offset is constant, it can be calibrated out. Figure 3 shows that total offset from LTC2063, unmatched parasitic thermocouples, and any parasitic series input resistances is only 2 μV .

The gain shown in Figure 3, 100.05V/V is 1.28V/V greater than the expected gain given by the actual values of R_{DRIVE} and R_{IN} when built, or $4.978k/50.4 = 98.77V/V$. This error may be due to the different temperature coefficients of R_{DRIVE} and R_{IN} .




Figure 3. V_{IN} to V_{OUT} Conversion on Minimum Supply 4.5V for Entire I_{SENSE} Range. Output Offset of 200.7 μV , when Divided by 100.05V/V Voltage Gain, Implies RTI Input Offset of 2 μV

The main source of uncertainty in the output of this circuit is noise, so filtering with large parallel capacitors is crucial to reduce noise bandwidth and thus the total integrated noise. With a 1.5Hz output filter, the LTC2063 adds about 2 μV_{P-P} low frequency, input-referred noise. Averaging the output over the longest possible duration further reduces error due to noise.

Other sources of error in this current sense circuit are parasitic board resistance in series with the R_{SENSE} at the LTC2063 input, tolerance in resistance values of the gain-setting resistors R_{IN} and R_{DRIVE} , mismatched temperature coefficients in the gain-setting resistors, and error voltage at the op amp inputs due to parasitic thermocouples. The first three sources of error can be minimized by using Kelvin sense 4-lead sense resistors for R_{SENSE} , and using 0.1% resistance with similar or low temperature coefficients for the critical gain-set path of R_{IN} and R_{DRIVE} . To cancel out the parasitic thermocouples at the op amp inputs, R1 should have the same metal terminals as R_{IN} . Asymmetric thermal gradients should also be avoided as much as possible at the inputs.

The overall contribution of all the error sources discussed in this section is at most 1.4% when referenced against full-scale 2.5V output, as shown in Figure 4.

Supply Current

The minimum supply current required by the LT1389 and LTC2063 is 2.3 μA at the minimum V_{SUPPLY} and I_{SENSE} (4.5V and 100 μA), up to 280 μA at maximum V_{SUPPLY} and




Figure 4. Percent Error Remains Below 1.4% for Entire Range of Readings

I_{SENSE} (90V and 250mA), as shown in Figure 5. In addition to the current consumed by the active components, an output current I_{DRIVE} through M1 also supplied by V_{SUPPLY} is required, proportional to the output voltage, ranging from 200nA for a 1.0mV output (for 100 μ A I_{SENSE}) to 500 μ A for a 2.5V output (for 250mA I_{SENSE}). Thus, the total supply current in addition to I_{SENSE} ranges from 2.5 μ A to 780 μ A. R_{DRIVE} is set at 5k Ω for a reasonable ADC drive value.




Figure 5. Supply Current Increases with Supply Voltage but Never Surpasses 280 μ A

Input Voltage Range

In this architecture, the maximum supply is set by the maximum $|V_{DS}|$ that the PMOS output can withstand. The BSP322P is rated for 100V, so 90V is an appropriate operating limit.

Output Range

This design can drive a 5k Ω load, which makes it a suitable stage for driving many ADCs. The output voltage range is 0V to 2.5V. Since the LTC2063 has rail-to-rail output, the maximum gate drive is only limited by the LTC2063's headroom. It is 3V typically in this design, set by the LT1389's 4.096V plus the -1V typical V_{TH} of M2.

Since the output of this circuit is a current, not a voltage, ground or lead offset does not affect accuracy. Thus, long leads can be used between the output PMOS M1 and R_{DRIVE} , allowing R_{SENSE} to be located near the current being sensed while R_{DRIVE} is near an ADC and other subsequent signal chain stages. The drawback of long leads is increased EMI susceptibility. 100nF C3 across R_{DRIVE} shunts away harmful EMI before it reaches the next stage's input.

Speed Limits

Since the LTC2063's gain-bandwidth product is 20kHz, it is recommended to use this circuit to measure signals 20Hz or slower. The 22 μ F C2 in parallel with the load filters the output noise to 1.5Hz for improved accuracy and protects the subsequent stage from sudden current surges. The trade-off of this filtering is longer settling time, especially at the lowest end of the input current range.

Conclusion

The LTC2063's ultralow input offset voltage, low I_{OFFSET} and I_{BIAS} , and rail-to-rail input, provide precise current measurements over the entire range of 100 μ A to 250mA. Its 2 μ A maximum supply current enables the circuit to run on far less than 280 μ A supply current for most of its operating range. Along with LTC2063's low supply voltage requirements, the low supply current allows it to be powered from a voltage reference with headroom to spare.

Data Sheet Download
www.linear.com/LTC2063

For applications help, call (408) 432-1900