



REVISION HISTORY				
ECO	REV	DESCRIPTION	APP. ENG.	DATE
-	2	PRODUCTION	LEO C.	04-11-11

SHOWN FROM TOP SIDE




LAYER STRUCTURE





SIZE	QTY	SYM	PLATED	TOL
0.07	2	+	NO	+/-0.003"
0.012	27	□	YES	+/-0.003"
0.035	34	◇	YES	+/-0.003"
0.064	9	⊗	YES	+/-0.003"

NOTES: UNLESS OTHERWISE SPECIFIED

- FAB PER IPC-A-600.
- MATERIAL: -LEAD FREE ASSEMBLY COMPLIANT, ISOLA FR-370HR OR EQUIVALENT.
-FINISHED THICKNESS TO BE 0.062" +/- .005"
-TOTAL OF 4 LAYERS WITH 2 OZ. CU ON THE OUTER LAYERS AND 1 OZ. CU ON THE INNER LAYERS.
-FLAMMABILITY RATING: 94 V-0 MINIMUM.
- SIZE: CUT TO DIMENSIONS AND TOLERANCES SHOWN.
0.00" ARE PRIMARY DATUMS.
- DRILLING: -DRILL HOLES PER SCHEDULE. PLATE THROUGH HOLES WITH COPPER, 0.001" THICK MIN.
-ALL HOLE SIZES ARE SPECIFIED AFTER PLATING.
-HOLE LOCATION TOLERANCES ARE +/-0.003" IN RELATION TO CENTER
- FINISH: -SMOBC USING LPI BOTH SIDES, COLOR GREEN.
-GOLD IMMERSION BOTH SIDES.
-FOR SILKSCREENS: USE WHITE NON-CONDUCTIVE INK.
- DO NOT ALTER ARTWORK e.g. TO ADD LOGO OR DATE CODE.
PAD SIZE CAN BE MODIFIED TO MEET END FINISH.
- PCBS ARE TO BE RoHS COMPLIANT.
- SCORING FOR PANELIZED PCB (PRODUCTION FAB ONLY):



UNLESS OTHERWISE SPECIFIED		APPROVALS		 LINEAR TECHNOLOGY 1630 MCCARTHY BLVD MILPITAS, CA 95035 PH: (408)432-1900 www.linear.com LTC CONFIDENTIAL- FOR CUSTOMER USE ONLY	
DIMENSIONS ARE IN INCHES		PCB DES.	KT		
TOLERANCES:		APP ENG.	LEO C.	TITLE: FABRICATION DRAWING QUAD 12/16-BIT RAIL-TO-RAIL I2C DAC WITH 10ppm/°C MAX REFERENCE	
0.XX" = ±0.01"					
0.XXX" = ±0.005"				SIZE IC NO. LTC2655CUF FAMILY N/A DEMO CIRCUIT 1703A	
INTERPRET DIM AND TOL PER ASME Y14.5M-1994					
THIRD ANGLE PROJECTION				REV	2
		SCALE = NONE		FILENAME: DC1703A-2.PCB	SHT 1 OF 1