							I	REVIS	ION I	RECOI	RD								
REV							Ι	DESCI	RIPTI	ON								DA	TE
0	INIT	IAL RE	ELEASE															05/0	08/00
A		,	PARAGI SECONI		,										MATI	ELY 20	0	04/1	6/03
	LTC	IS QM	ARAGR L CERTI O ON CL	IFIED	AND	THAT	RAD	HAR	D CA	NDID/							AT		
	• PA	AGE 11,	TABLE	SIA	ND II	ARE C	N PA	GE 11	. TA	BLE II	IS CC	ONT	INUED	ON P	AGE 1	2.			
	• C	ONVER	SION O	F SPE	CIFIC	ATIO	N FRO	OM W	ORD	PERFE	ECT T	ОМ	ICROS	OFT W	ORD.				
В	DAT	A SHE	ET REV	ISED.														09/2	20/04
	• PA	AGE 3, 1	PARAGI	RAPH	3.4, R	REVISI	ED TO) MA	ГСН Т	THE DA	ATA S	SHEI	ET.						
	• PA	AGE 8, 1	FIGURE	3, RE	EVISEI	D TO I	MATC	CH TH	E DA	TA SH	EET.								
	• PA	AGE 11,	, TABLE	I, II I	REVIS	ED TO	O MA	ГСН Т	HE D	ATA S	SHEET	Γ.							
С	•	PAGE 3	, CHAN	GED	INITI	AL RA	TE O	F RAI	OS TC	240 R	ADS/S	SEC						03/2	21/05
D	•	PAGE 3	, PARA	GRAF	PH 3.7.	.1 CH/	ANGE	D VEI	RBIA	GE.								05/0	05/08
Е			3, CHAI									-						02/1	0/09
F			nded sect													.51.		03/3	30/12
1	_		nd requi		-	Oldi III		5 01 15	<u>100</u> , te	111010	accuru	icij	acserio c	our c	u11 0111			0372	.0,12
G	1		anged RI			mple]	Table 1	for Qu	alifyiı	ng Dice	Sales	: Su	bgroup	6 Sam	ple Siz	ze		07/0)2/13
	Serie	es chang	ed from	45 (3)	to 65	(3). F	irst no	te had	the S	ample S	Size S	eries	from "1	5%" t	o "10%	⁄o"			
Н	Upd	ated Die	Sales ta	ble on	pg 13													5/2	0/15
I	To r	emove	source a	nd ch	ange I	Linear	to An	alog										2/2	2/21
CA	 TT	ION	: EI	.F.C	TT	ROS	TA	TI	$\overline{\Gamma}$)ISC	TH.	<u> Д</u>	CE	SE	NS	ITI	VE.	PΔ	RT
		PAG		1	2	3	4	5	6	7	8	9			12				
INDI			SION	Н	Н	Н	H	Н	Н	H	Н	H		Н	Н	Н			
REVIS			E NO.																
INDI	EX	REV	SION		<u> </u>				<u> </u>				4 3 7 4	T O	2 DE	VIICI	CC IN	IC	
			-	DIC									ANA	LOC	G DE	VICI	ES IN	IC.	
				RIG								LE:							
				SGN							111	LE:	MICE	OCI	DCU	TT I	TATE	A D	
				NGR IFG					_		⊢ ,	D LI 1	MICR 1011 V						ΛÞ
				CM							- '		IUII V	OLI	DIC		VIT A	IXA I	JK
				QA							SIZ	ZE	CAG COD				NUM	IBER	REV
			PI	ROG									6415		0	5-08	-5149)	I
A DDI	ICAT	ION		NCT		SI	GNO	FFS	Γ	ATE	CO	NTF	RACT:						· -

FOR OFFICIAL USE ONLY

1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

2.0 APPLICABLE DOCUMENTS:

2.1 Government Specifications and Standards: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

SPECIFICATIONS:

MIL-PRF-38535 Integrated Circuits (Microcircuits) Manufacturing, General Specification for

MIL-STD-883 Test Method and Procedures for Microcircuits

MIL-STD-1835 Microcircuits Case Outlines

2.2 Order of Precedence: In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

3.0 REQUIREMENTS:

- 3.1 General Description: This specification details the requirements for the RH1011 VOLTAGE COMPARATOR DICE and Element Evaluation Test Samples, processed to space level manufacturing flow as specified herein.
- 3.2 Part Number: RH1011 Dice
- 3.3 **Special Handling of Dice:** Rad Hard dice require special handling as compared to standard IC dice. Rad Hard dice are susceptible to surface damage due to the absence of silicon nitride passivation that is present on most standard dice. Silicon nitride protects the dice surface from scratches by its hard and dense properties. The passivation on Analog Devices Rad Hard dice is silicon dioxide which is much "softer" than silicon nitride. During the visual and preparation for shipment, ESD safe Tweezers are used and only the edge of the die are touched.

ADI recommends that dice handling be performed with extreme care so as to protect the die surface from scratches. If the need arises to move the die in or out of the chip shipment tray (waffle pack), use an ESD-Safe-Plastic-tipped Bent Metal Vacuum Probe, preferably .020" OD x .010" ID (for use with tiny parts). The wand should be compatible with continuous air vacuums. The tip material should be static dissipative Delrin (or equivalent) plastic.

During die attach, care must be exercised to ensure no tweezers, or other equipment, touch the top of the dice.

3.4 The Absolute Maximum Ratings:

Supply Voltage (Pin 8 to Pin 4) .											36V
Output to Negative Supply (Pin 7 to P	in 4	4)									35V
Ground to Negative Supply (Pin 1 to P	in '	4)									30V
Differential Input Voltage											<u>+</u> 35V
Voltage at Strobe Pin (Pin 6 to Pin 8)											5V
Input Voltage <u>1/</u> · · · · ·					E	QU.	ΑL	TO	S	UP)	PLIES
Output Short Circuit Duration											10 sec
Operating Temperature Range								-5	5°C	to	+125°C
T_{jmax}											+150°C
Storage Temperature Range								-6	5°C	to	+150°C
Lead Temperature (Soldering, 10 sec)											+300°C

- $\underline{1}$ / Inputs may be clamped to supplies with diodes so that maximum input voltage actually exceeds supply voltage by one diode drop. See Input Protection discussion in the LT1011 data sheet.
- 3.5 Design, Construction, and Physical Dimensions: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.
- 3.6 Outline Dimensions and Pad Functions: Dice outline dimensions, pad functions, and locations shall be specified in Figure 1.
- 3.7 Radiation Hardness Assurance (RHA):
 - 3.7.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
 - 3.7.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
 - 3.7.3 Total dose bias circuit is specified in Figure 2.
- 3.8 Wafer (or Dice) Probe: Dice shall be 100% probed at Ta = +25°C to the limits shown in Table I herein. All reject dice shall be removed from the lot. This testing is normally performed prior to dicing the wafer into chips. Final specifications after assembly are sample tested during the element evaluation.
- 3.9 Wafer Lot Acceptance: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Top side glassivation thickness shall be a minimum of 4KÅ.
- 3.10 Wafer Lot Acceptance Report: SEM is performed per MIL-STD-883, Method 2018. Copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.
- 3.11 Traceability: Wafer Diffusion Lot and Wafer traceability shall be maintained through Quality Conformance Inspection.
- 4.0 QUALITY CONFORMANCE INSPECTION: Quality Conformance Inspection shall consist of the tests and inspections specified herein.


- 5.0 SAMPLE ELEMENT EVALUATION: A sample from each wafer supplying dice shall be assembled and subjected to element evaluation per Table III herein.
 - 5.1 100 Percent Visual Inspection: All dice supplied to this specification shall be inspected in accordance with MIL-STD-883, Method 2010, Condition A. All reject dice shall be removed from the lot.
 - 5.2 Electrical Performance Characteristics for Element Evaluation: The electrical performance characteristics shall be as specified in Table I and Table II herein.
 - 5.3 Sample Testing: Each wafer supplying dice for delivery to this specification shall be subjected to element evaluation sample testing. No dice shall be delivered until all the lot sample testing has been performed and the results found to be acceptable unless the customer supplies a written approval for shipment prior to completion of wafer qualification as specified in this specification.
 - 5.4 Part Marking of Element Evaluation Sample Includes:
 - 5.4.1 LTC Logo
 - 5.4.2 LTC Part Number
 - 5.4.3 Date Code
 - 5.4.4 Serial Number
 - 5.4.5 ESD Identifier per MIL-PRF-38535, Appendix A
 - 5.4.6 Diffusion Lot Number
 - 5.4.7 Wafer Number
 - 5.5 Burn-In Requirement: Burn-In circuit for TO5 package is specified in Figure 3.
 - 5.6 Mechanical/Packaging Requirements: Case Outline and Dimensions are in accordance with Figure 4.
 - 5.7 Terminal Connections: The terminal connections shall be as specified in Figure 5.
 - 5.8 Lead Material and Finish: The lead material and finish shall be Kovar with hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.
- 6.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)
 - 6.1 Quality Assurance Provisions: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. Analog Devices is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
 - 6.2 Sampling and Inspection: Sampling and Inspection shall be in accordance with Table III herein.
 - 6.3 Screening: Screening requirements shall be in accordance with Table III herein.
 - 6.4 Deliverable Data: Deliverable data that will ship with devices when a Space Data Pack is ordered:

- 6.4.1 Lot Serial Number Sheets identifying all Canned Sample devices accepted through final inspection by serial number.
- 6.4.2 100% attributes (completed element evaluation traveler).
- 6.4.3 Element Evaluation variables data, including Burn-In and Op Life
- 6.4.4 SEM photographs (3.10 herein)
- 6.4.5 Wafer Lot Acceptance Report (3.9 herein)
- 6.4.6 A copy of outside test laboratory radiation report if ordered
- 6.4.7 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.

Note: Items 6.4.1 and 6.4.7 will be delivered as a minimum, with each shipment.

7.0 Packaging Requirements: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All dice shall be packaged in multicavity containers composed of conductive, anti-static, or static dissipative material with an external conductive field shielding barrier.

DICE OUTLINE DIMENSIONS AND PAD FUNCTIONS



Die Size: 80 x 48 mils Thickness: 12 mils Backside Metal: Gold

PAD FUNCTION

1. Ground 5. Balance

2. +IN 6. Balance/Strobe

3. –IN 7. Output

4. V⁻ 8. V⁺

Note: Backside (substrate) may be connected to V⁻ or no connection

TOTAL DOSE BIAS CIRCUIT






FIGURE 2

BURN-IN CIRCUIT




NOTES:


- 1. Unless otherwise specified, component tolerances shall be per military specification.
- 2. Tj = +160 ° C maximum.
- 3. Ta = +125 ° C.
- 4. Burn-in Voltages:V1 = +15V to +16.5V V2 = -15V to -16.5VV4M = +2.0V to +2.2V
- 5. USE ALL OTHER INFORMATION ON # 04-06-0004



PACKAGE

TO5, 8 LEADS, CASE OUTLINE





NOTE: 1. LEAD DIAMETER IS UNCONTROLLED BETWEEN THE REFERENCE PLANE AND SEATING PLANE.

2. FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS $\frac{0.016-0.024}{(0.406-0.610)}$

 θ ja = +150°C/W θ jc = +40°C/W

TERMINAL CONNECTIONS




TABLE I DICE ELECTRICAL CHARACTERISTICS – Element Evaluation

 $V_S = +15V$, $V_{CM} = 0V$, $R_S = 0\Omega$, $T_J = 25$ °C, $V_{GND} = 0V$

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 1) R _S ≤ 50k (Note 2)		1.5 2.0	mV mV
los	Input Offset Current	(Note 2)		4	nA
l _B	Input Bias Current	(Note 1) (Note 2)		50 65	nA nA
A _{VOL}	Large-Signal Voltage Gain	R_L = 1k to 15V, -10V ≤ V_{OUT} ≤ 14.5V R_L = 500Ω to 5V, 0.5V ≤ V_{OUT} ≤ 4.5V	200 50		V/mV V/mV
CMRR	Common Mode Rejection Ratio		90		dB
	Input Voltage Range	$V_S = \pm 15V$ $V_S = Single 5V$	-14.5 0.5	13 3	V
V _{OL}	Output Saturation Voltage	V _{IN} = 5mV, I _{SINK} = 8mA I _{SINK} = 50mA		0.4 1.5	V
	Output Leakage Current	V _{IN} = 5mV, V _{GND} = -15V V _{OUT} = 20V		10 500	nA nA
	Positive Supply Current			4	mA
	Negative Supply Current			2.5	mA
	Strobe Current	Minimum to Ensure Output Transistor Is Off	500		μА

Note 1: Output is sinking 1.5mA with $V_{OUT} = 0V$.

Note 2: These specifications apply for all supply voltages from a single 5V to ± 15 V, the entire input voltage range and for both high and low output states. The high state is $I_{SINK} \geq 100\mu A$, $V_{OUT} \geq (V^+ - 1V)$ and the low state is $I_{SINK} \leq 8$ mA, $V_{OUT} \leq 0.8$ V. Therefore, this specification

defines a worst-case error band that includes effects due to common mode signals, voltage gain and output load.

Note 3: Please refer to LTC standard product data sheets for all other applicable information.

TABLE II ELECTRICAL CHARACTERISTICS – (Post-Irradiation) SEE NOTE 10

 $V_S = +15V$, $V_{CM} = 0V$, $R_S = 0\Omega$, $T_J = 25$ °C, $V_{GND} = V^*$, output at Pin 7, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	NOTES	10Kra MIN	d(Si) MAX	20Kra MIN	ad(Si) MAX	50Kr MIN	ad(Si) MAX	100Kr MIN	ad(Si) MAX	200Kr MIN	ad(Si) MAX	UNITS
V _{OS}	Input Offset Voltage				1.5		1.5		1.5		2.5		4	mV
los	Input Offset Current		-		4		4		4		20		50	nA
l _B	Input Bias Current				50		100		150		200		300	пA
A _{VOL}	Large-Signal Voltage Gain	$R_L = 1k\Omega,$ $-10V \le V_{OUT} \le 14.5V$		200		200		150		100	13 131	50		V/mV
CMRR	Common Mode Rejection Ratio			90		90		90		90		86		ďВ
	Input Voltage Range	$V_S = \pm 15V$ $V_S = Single 5V$	8,9	-14.5 0.5	13 3.0	-14.5 0.5	13 3.0	-14.5 0.5	13 3.0	-14.5 0.5	13 3.0	-14.5 0.5	13 3.0	V
V _{OL}	Output Saturation Voltage	V _{IN} ⁻ = 5mV, I _{SINK} = 8mA I _{SINK} = 50mA	11		0.4 1.5		0.4 1.5		0.4 1.5		0.4 1.5		0.4 1.5	V
	Output Leakage Current	$V_{IN}^{+} = 5mV, V_{GND} = -15V$ $V_{OUT} = 20V$			10		10		100		100		100	nA

SPECIAL NOTE: TABLE II AND APPLICABLE NOTES ARE CONTINUED ON THE FOLLOWING PAGE.

TABLE II ELECTRICAL CHARACTERISTICS - (Post-Irradiation)

				10Kra	d(Si)	20Kr	ad(Si)	50Kr	ad(Si)	100Kr	ad(Si)	200Kr	ad(Si)	
SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	MIN	MAX	MiN	MAX	MIN	MAX	MIN	MAX	UNITS
	Positive Supply Current				4.0		4.0		4.0		4.0		4.0	mA
	Negative Supply Current				2.5		2.5		2.5		2.5		2.5	mA
	Strobe Current	Minimum to Ensure Output Transistor is Truned Off	7,9	500		500	,	500		500		500		μA
	Input Capacitance		1	6 ((Тур)	6	(Тур)	6	(Typ)	6	(Typ)	6	(Тур)	pF

Note 7: Do not short the STROBE pin to ground. It should be current driven at 3mA to 5mA for the shortest strobe time. Currents as low as $500\mu\text{A}$ will strobe the RH1011 if speed is not important. External leakage on the STROBE pin in excess of $0.2\mu\text{A}$ when the strobe is "off" can cause offset voltage shifts.

Note 8: See graph, Input Offset Voltage vs Common Mode Voltage on the LT1011 data sheet.

Note 9: Guaranteed by design, characterization or correlation to other tested parameters.

Note 10: $V_S = \pm 15V$, $V_{CM} = 0V$, $R_S = 0$, $T_{A} = 25^{\circ}C$, V1 = -15V, output at Pin 7, unless otherwise noted.

NOTES 1 THROUGH 6 DO NOT PERTAIN TO THE ELECTRICAL CHARACTERISTICS FOR DICE THEREFORE HAVE BEEN REMOVED.

TABLE III RH ELEMENT EVALUATION TABLE QUALIFICATION OF DICE SALES



	CI	CLASS	Ш	RH CANNED SAMPLE TABLE FOR QUALIFYING DICE SALES MIL-ST	MIL-S	SALES MIL-STD-883	QUANTITY
SUBGROUP	K/S	<	Н/В	OPERATION	METHOD	CONDITION	(ACCEPT NUMBER)
1	X	×		SEM	2018	N/A	REF. METHOD 2018 FOR S/S
2	X	×	×	ELEMENT ELECTRICAL (WAFER SORT @ 25°C)			100%
3	×	×	×	ELEMENT VISUAL (2nd OP)	2010	А	100%
4	X	×	×	INTERNAL VISUAL (3rd OP)	2010	А	ASSEMBLED PARTS ONLY
	×	×		DIE SHEAR MONITOR	2019		
	X	×		BOND PULL MONITOR	2011		
5	X	×		STABILIZATION BAKE	1008	С	ASSEMBLED PARTS ONLY
	X	×		TEMPERATURE CYCLE	1010	С	
	X	×		CONSTANT ACCELERATION	2001	E	
	X	×		FINE LEAK	1014	А	
	X	×		GROSS LEAK	1014	С	
6	×	×		FIRST ROOM ELECTRICAL - READ & RECORD			45(0)
				(REPLACE ANY ASSEMBLY-RELATED REJECTS)			
	×	×		PRE BURN-IN ELECT. READ & RECORD @ +125°C or +150°C, -55°C			
	×	×		BURN-IN: +125°C/240 hrs. or +150°C/120 hrs.	1015	+ 125% MINIMUM 240 HOURS	
	X	×		POST BURN-IN ELECT. READ & RECORD @ 25°C			
	×	×		POST BURN-IN ELECT. READ & RECORD @ +125°C or +150°C, -55°C			
		×		TOTAL IRRADIATION DOSE	1019	А	
	×	×		PRE OP-LIFE ELECTRICAL @ 25°C READ & RECORD			
	×	×		OPERATING LIFE: +125°C/1000 hrs. or +150°C/500 hrs.	1005	+ 125% MINIMUM 1000 HOURS	
	X	X		POST OP-LIFE ELECT. (R & R @ 25°C, +125°C OR +150°C, -55°C			
7	X	X	X	WIRE BOND EVALUATION	2011		15(0) OR 25(1) - # of wires
NOTE:	LTCi	s no	t qu	LTC is not qualified to process to MIL-PRF-38534. This is an LTC imposed element evaluation that follows	nent evaluation	n that follows	
	5% MIL-	STD-	883 of c	MIL-STD-883 test methods and conditions. Please note the quantity and accept number from Sample Size Serie 5%, accept on 0. and note that the actual sample and accept number does not begin until Subgroup 6 OP-HFF	ept number fro not begin until	m Sample Size Series of Subgroup 6 OP-I IFF	ries of FF.
NOTE:	Tests	Wit	hi	Tests within Subgroup 5 may be performed in any sequence.			
NOTE:	LTC's	rad	iatic	LTC's radiation tolerance (RH) die has a topside glassivation thickness of 4KA minimum.	minimum.		
NOTE:	Samp to ac	ple s com	izes imo	Sample sizes on the travelers may be larger than that indicated in the above table; however, the larger sample size is to accommodate extra units for replacement devices in the event of equipment or operator error and for assembly related rejects in Subgroup 6, and for Wire Bond Evaluation. Surgroup 7. The larger sample size is at all times	table; howeverent or operatorent or operatorent or operatorent of the larger sample is the larger sample in the larger sample in the larger sample is the larger sample in the larger sample in the larger sample is the larger sample in the larger sample in the larger sample is the larger sample in the la	; the larger samp error and for ass size is at all times	le size is embly
	kept	segr	ega	kept segregated and, if used for qualification, has all the required processing imposed	imposed.		