								REV	/IS	ION RE	ECC	ORD								
REV							Ι	DESCR	IP	ΓΙΟΝ										DATE
0	INI	ΓIAL R	ELEAS	SE															0	3/06/03
Α	•	PAGE	3, CHA	NGEI	D INI	TIAL	RAT	E OF I	RA	DS TO	24	40 RA	DS	/SEC					0	3/21/05
В	•	PAGE	3, PARA	GRAF	РН 3.7	.1 CHA	ANGE	D VER	RBI	AGE.									(5/06/08
С	•	PAGE	12, CHA	NGED	RH (CANN	ED SA	MPLE	ΕT	ABLE I	II F	FOR Q	UA	LIFYIN	IG DI	CE SA	LES		(2/10/09
	ADI	DED TE	EMPERA	TURE	E CYC	CLE, CO	ONST	ANT A	VC(CELER	ATI	ION &	RE	EMOVE	D PI	ND TE	ST.			
D	-		nded sec and requi		-	ecial H	andlin	<u>g of Di</u>	<u>ce</u> ,	to more	e ac	curate	ly d	lescribe	our c	urrent			(4/05/12
E	-		anged R			-		-	-	-						-			(7/02/13
			ged from				irst no	te had	the	Sample	e Siz	ze Ser	les f	from "1	5%" t	to "10%	o ".			2/24/15
F G			Die Sale SI and ch				nolog	to An	<u>a</u> 1a	a Davia	205									2/17/20
H			Philippi	0	Linea		nology	y to All	aio	g Devic	.05									3/19/21
C	AU	TIO	N: 1	ELF	EC	FR()ST	AT	Ί	C DI	[S	CH	A	RG	E S	SEN	SIT	ΓΙν	ΈP	ART
REVIS				1	2	3	4	5				8	9	10	11	12				
INDE REVIS				F	F	F	F	F	ŀ	F		F	F	F	F	F				
INDE											+									
						•	•							A	NAL	OG I	DEVI	ICES	INC	
			0	RIG																
ORIG TITLE:																				
																		·		· · · · · · · · · · · · · · · · · · ·
<u> </u>												SIZE				DRA	WING	NUM	IBER	REV
		REVISION F <																		
ΔΡΡΙ	ICΔ	TION				SI	GNO	FFS	+	ΠΔΤΙ	7	CON	 FR≁		3	U	13-08	-3154	ł	l <mark>H</mark>

FOR OFFICIAL USE ONLY

1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

2.0 APPLICABLE DOCUMENTS:

2.1 Government Specifications and Standards: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

SPECIFICATIONS:

MIL-PRF-38535	Integrated Circuits (Microcircuits) Manufacturing, General Specification for
MIL-STD-883	Test Method and Procedures for Microcircuits
MIL-STD-1835	Microcircuits Case Outlines

2.2 Order of Precedence: In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

3.0 REQUIREMENTS:

3.1 General Description: This specification details the requirements for the RH101A Operational Amplifier Dice and Element Evaluation Test Samples, processed to space level manufacturing flow as specified herein.

3.2 Part Number: RH101A Dice

3.3 **Special Handling of Dice:** Rad Hard dice require special handling as compared to standard IC dice. Rad Hard dice are susceptible to surface damage due to the absence of silicon nitride passivation that is present on most standard dice. Silicon nitride protects the dice surface from scratches by its hard and dense properties. The passivation on Analog Devices Rad Hard dice is silicon dioxide which is much "softer" than silicon nitride. During the visual and preparation for shipment, ESD safe Tweezers are used and only the edge of the die are touched.

ADI recommends that dice handling be performed with extreme care so as to protect the die surface from scratches. If the need arises to move the die in or out of the chip shipment tray (waffle pack), use an ESD-Safe-Plastic-tipped Bent Metal Vacuum Probe, preferably .020" OD x .010" ID (for use with tiny parts). The wand should be compatible with continuous air vacuums. The tip material should be static dissipative Delrin (or equivalent) plastic.

During die attach, care must be exercised to ensure no tweezers, or other equipment, touch the top of the dice.

3.4 The Absolute Maximum Ratings:

Supply Voltage					<u>+</u> 22V
Differential Input Voltage					<u>+</u> 30V
Input Voltage (Note $\underline{1}$ /)					<u>+</u> 15V
Output Short Circuit Duration (Note $\underline{2}$ /)					Indefinite
Operating Temperature Range					-55°C to 125°C
Maximum Junction Temperature					150°C
Storage Temperature Range					-65°C to 150°C
Lead Temperature (Soldering, 10 sec.)					300°C

NOTE <u>1</u>/: For supply voltages less than $\pm 15V$, the maximum input voltage is equal to the supply voltage.

- NOTE <u>2</u>/: The output may be shorted to ground or either power supply indefinitely, provided the case Temperature is below 125°C.
- 3.5 Design, Construction, and Physical Dimensions: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.
- 3.6 Outline Dimensions and Pad Functions: Dice outline dimensions, pad functions, and locations shall be specified in **Figure 1**.
- 3.7 Radiation Hardness Assurance (RHA):
 - 3.7.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
 - 3.7.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
 - 3.7.3 Total dose bias circuit is specified in **Figure 2**.
- 3.8 Wafer (or Dice) Probe: Dice shall be 100% probed at Ta = +25°C to the limits shown in **Table I** herein. All reject dice shall be removed from the lot. This testing is normally performed prior to dicing the wafer into chips. Final specifications after assembly are sample tested during the element evaluation.
- 3.9 Wafer Lot Acceptance: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Top side glassivation thickness shall be a **minimum of 4KÅ**.
- 3.10 Wafer Lot Acceptance Report: SEM is performed per MIL-STD-883, Method 2018. Copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.
- 3.11 Traceability: Wafer Diffusion Lot and Wafer traceability shall be maintained through Quality Conformance Inspection.
- 4.0 QUALITY CONFORMANCE INSPECTION: Quality Conformance Inspection shall consist of the tests and inspections specified herein.

SPEC NO. 05-08-5154 REV. H

- 5.0 SAMPLE ELEMENT EVALUATION: A sample from **each wafer supplying dice** shall be assembled and subjected to element evaluation per **Table III** herein.
 - 5.1 100 Percent Visual Inspection: All dice supplied to this specification shall be inspected in accordance with MIL-STD-883, Method 2010, Condition A. All reject dice shall be removed from the lot.
 - 5.2 Electrical Performance Characteristics for Element Evaluation: The electrical performance characteristics shall be as specified in **Table I** and **Table II** herein.
 - 5.3 Sample Testing: Each wafer supplying dice for delivery to this specification shall be subjected to element evaluation sample testing. No dice shall be delivered until all the lot sample testing has been performed and the results found to be acceptable unless the customer supplies a written approval for shipment prior to completion of wafer qualification as specified in this specification.
 - 5.4 Part Marking of Element Evaluation Sample Includes:
 - 5.4.1 LTC Logo
 - 5.4.2 LTC Part Number
 - 5.4.3 Date Code
 - 5.4.4 Serial Number
 - 5.4.5 ESD Identifier per MIL-PRF-38535, Appendix A
 - 5.4.6 Diffusion Lot Number
 - 5.4.7 Wafer Number
 - 5.5 Burn-In Requirement: Burn-In circuit for TO5 package is specified in **Figure 3**.
 - 5.6 Mechanical/Packaging Requirements: Case Outline and Dimensions are in accordance with **Figure 4.**
 - 5.7 Terminal Connections: The terminal connections shall be as specified in **Figure 5**.
 - 5.8 Lead Material and Finish: The lead material and finish shall be Kovar with hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.

6.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)


- 6.1 Quality Assurance Provisions: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. Analog Devices is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
- 6.2 Sampling and Inspection: Sampling and Inspection shall be in accordance with **Table III** herein.
- 6.3 Screening: Screening requirements shall be in accordance with **Table III** herein.
- 6.4 Deliverable Data: Deliverable data that will ship with devices when a Space Data Pack is ordered:

- 6.4.1 Lot Serial Number Sheets identifying all Canned Sample devices accepted through final inspection by serial number.
- 6.4.2 100% attributes (completed element evaluation traveler).
- 6.4.3 Element Evaluation variables data, including Burn-In and Op Life
- 6.4.4 SEM photographs (3.10 herein)
- 6.4.5 Wafer Lot Acceptance Report (3.9 herein)
- 6.4.6 A copy of outside test laboratory radiation report if ordered
- 6.4.7 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.

Note: Items 6. 4.1 and 6. 4.7 will be delivered as a minimum, with each shipment.


7.0 Packaging Requirements: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All dice shall be packaged in multicavity containers composed of conductive, anti-static, or static dissipative material with an external conductive field shielding barrier.

DICE OUTLINE DIMENSIONS AND PAD FUNCTIONS




Backside (substrate) is an alloyed gold layer. May be connected to $V^-\, {\rm or}$ no connection.


TOTAL DOSE BIAS CIRCUIT



BURN-IN CIRCUIT



TO5, 8 LEADS, CASE OUTLINE




2. FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS

 $\frac{0.016 - 0.024}{(0.406 - 0.610)}$

 $\theta ja = +150^{\circ}C/W$ $\theta jc = +40^{\circ}C/W$

TERMINAL CONNECTIONS

TOP VIEW



H PACKAGE 8 LEAD TO-5 METAL CAN

TABLE I DICE ELECTRICAL CHARACTERISTICS – Element Evaluation

			T _A = 25°C			
SYMBOL	PARAMETER	CONDITIONS	MIN MAX	UNITS		
Pre-Irradiation	n (Note 1)	· · · · · · · · · · · · · · · · · · ·				
V _{OS}	Input Offset Voltage	R _S ≤ 50k	2	mV		
los	Input Offset Current		10	nA		
IB	Input Bias Current	$V_{CM} = 0V$	75	nA		
A _{VOL}	Large Signal Voltage Gain	$V_{S} = \pm 15V$, $V_{OUT} = \pm 10V$, $R_{L} \ge 2k$	50	V/mV		
CMRR	Common Mode Rejection Ratio	$R_{S} \le 50k$	80	dB		
PSRR	Power Supply Rejection Ratio	$R_{S} \le 50k$	80	dB		
	Input Voltage Range	$V_{S} = \pm 20V$	±15	V		
V _{OUT}	Output Voltage Swing	$V_S = \pm 15V, R_L \ge 10k$ $V_S = \pm 15V, R_L \ge 2k$	±12 ±10	V V		
ls	Supply Current	$V_{S} = \pm 20V$	3	mA		

$T_A=25^\circ C.~V_S=\pm 20V$ unless otherwise noted.

TABLE II ELECTRICAL CHARACTERISTICS – Post-Irradiation

			10Krad(S	· 1	20Kra	• •		ıd(SI)		rad(SI)	200Kr		
SYMBOL	PARAMETER	CONDITIONS	MIN M	AX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Post-Irrad	iation (Note 4)												
V _{OS}	Input Offset Voltage	R _S ≤ 50k		2		2		2		2		3	m۷
los	Input Offset Current		1	0		10		10		10		20	nA
Ι _B	Input Bias Current		7	5		75		100		200		400	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 15V, R_S \le 50k$	80		80		80	·	80		80		dB
PSRR	Power Supply Rejection Ratio	$V_{CM} = \pm 5V$ to $\pm 20V$, R _S $\leq 50k$	80		80		80		80		80		dB
A _{VOL}	Large Signal Voltage Gain	$R_L = \pm 2k, V_0 = \pm 10V, V_S = \pm 15V$	50		50		50		50		25		V/mV
V _{OUT}	Maximumm Output Voltage Swing	$V_{S} = \pm 15V, R_{L} \ge 10k$ $V_{S} = \pm 15V, R_{L} \ge 2k$	±12 ±10		±12 ±10		±12 ±10		±12 ±10		±12 ±10		V V
ls	Supply Current	V _S = ±20V	3		3		3		3		3		mA

T_A = 25°C. V_S = $\pm 20V$ unless otherwise noted.

Note 1: Unless otherwise noted, all measurements are made with unity gain compensation (C1 = 30pF); these specifications apply for $\pm 5V \le V_S \le$ 20V.

Note 2: For supply voltages less than $\pm 15V$, the maximum input voltage is equal to the supply voltage.

Note 3: Refer to LTC standard product data sheet for all other applicable information.

Note 4: The post-irradiation table is for lot qualification based on sample lot assembly and testing only. Contact LTC marketing for more detail.

5

_
T
_
0
-
P
_
~
-
~
m
S
ъ
_
<u></u>
-
•••
im.
-
6
im.
-
0
R
Ω
Ċ,
Þ
-
-
Ξ
\geq
=
~
G
=
C
m
S
Þ
iπ.

NOTE: Sample sizes on the travelers may be larger than that indicated in the above table; however, the larger sample size to accommodate extra units for replacement devices in the event of equipment or operator error and for assembly related rejects in Subgroup 6, and for Wire Bond Evaluation, Surgroup 7. The larger sample size is at all times kept segregated and, if used for qualification, has all the required processing imposed.	NOTE: LTC's radiation tolerance (RH) die has a topside glassivation thickness of 4KA minimum.	NOTE: Tests within Subgroup 5 may be performed in any sequence.	WIL-STD-XX3 test methods and conditions. Please note the quantity and accept number from sample size series of 5%, accept on 0, and note that the actual sample and accept number does not begin until Subgroup 6 OP-LIFE.	NOTE: LTC is not qualified to process to MIL-PRF-38534. This is an LTC imposed element evaluation that for	7 X X X WIRE BOND EVALUATION 2011	X X POST OP-LIFE ELECT. (R & R @ 25°C, +125°C OR + 150°C, -55°C	X X OPERATING LIFE: +125°C/1000 hrs. or +150°C/500 hrs. 1005 + 125°c h 1000	X X PRE OP-LIFE ELECTRICAL @ 25°C READ & RECORD	X TOTAL IRRADIATION DOSE 1019	X X POST BURN-IN ELECT. READ & RECORD @ +125°C or +150°C, -55°C	X X POST BURN-IN ELECT. READ & RECORD @ 25°C	X X BURN-IN: +125°C/240 hrs. or +150°C/120 hrs. 1015 +125°c hrs. 240 l	X PRE BURN-IN ELECT. READ & RECORD @ +125°C or +150°C, -55°C	(REPLACE ANY ASSEMBLY-F	6 X X FIRST ROOM ELECTRICAL - READ & RECORD	X X GROSS LEAK 1014	X X FINE LEAK 1014	X CONSTANT ACCELERATION	X X TEMPERATURE CYCLE 1010	5 X X STABILIZATION BAKE 1008	X X BOND PULL MONITOR 2011	X X DIE SHEAR MONITOR 2019	4 X X INTERNAL VISUAL (3rd OP) 2010	3 X X ELEMENT VISUAL (2nd OP) 2010	2 X X ELEMENT ELECTRICAL (WAFER SORT @ 25°C)	1 X X SEM 2018 N	SUBGROUP K/S V H/B OPERATION METHOD CON	CLASS MIL-STD-883
e above table; howeve equipment or operatc p 7. The larger sample ocessing imposed.	f 4KA minimum.		d accept number fr does not begin unti	d element evaluatio	2011		1005		1019			1015				1014	1014	2001	1010	1008	2011	2019	2010	2010		2018	METHOD	MIL-
er, the larger sample size is or error and for assembly e size is at all times			om sample size se I Subgroup 6 OP-L	on that follows			+ 125°c MINIMUM 1000 HOURS		A			+ 125°c MINIMUM 240 HOURS				с	A	ш	С	с			A	A		N/A	CONDITION	STD-883
ole size is sembly s			IFE.	-	15(0) OR 25(1) - # of wires										45(0)					ASSEMBLED PARTS ONLY			ASSEMBLED PARTS ONLY	100%	100%	REF. METHOD 2018 FOR S/S	(ACCEPT NUMBER)	QUANTITY

TABLE III RH ELEMENT EVALUATION TABLE QUALIFICATION OF DICE SALES