								REV	ISION	I REC	ORD									
REV								DESC	CRIPT	FION									DAT	
0			ELEASE																6/12/96	
<ul> <li>PAGE 2, ADDED PARAGRAPHS 3.2.1, 3.2.2, AND 3.2.3. PARAGRAPH 3.3b, ADDED "(SEE PARAGRAPH 3.2)".</li> <li>PAGE 4, PARAGRAPH 3.12, WAFER LOT ACCEPTANCE REDEFINED. PARAGRAPH 4.4.2, GROUP B INSPECTION, REDEFINED. PARAGRAPH 4.4.3, GROUP D INSPECTION, REDEFINED.</li> </ul>									1	1/25/97	7									
				CD A D	ы и л 5	SOU		NGDEC		I DEL	DEEIN	ED								
<ul> <li>PAGE 5, PARAGRAPH 4.5, SOURCE INSPECTION, REDEFINED.</li> <li>PAGE 6, FIGURE 1, TO5 CASE OUTLINE, ADDED θja AND θjc.</li> </ul>																				
B • PAGE 4, AMENDED PARAGRAPHS 4.1 AND 4.1.1 TAKING EXCEPTION TO ANALYSIS OF												- (	4/8/98							
2	CATASTROPHIC FAILURES.																			
С																			9/28/9	
D	•	PAGE ( AS SPE "TABL PAGE 4 ADDEI IN LIN PERTA IN LIN	2, PARA 3, PARA 3: CIFIED E III", LI 4, PARA 0 "HERE E 1 FRO INING 1 E 1 FRO INING 1	GRAP IN TA INE 2. GRAP EIN" A M "AI TO TA M "AI	H 3.7 ABLE H 4.3 AFTER LL FO BLE I LL FO	, CHA III HE , ADD C "TAE OTNC IIA OF OTNC	NGED REIN' ED "H BLE II DTES ( MIL- DTES (	VERI ', LINI IEREII I'', LIN OF TA STD-8 OF TA	BIAG E 2. P N" AF NE 2. BLE 1 83". BLE 1	E FRC PARAC TER ' PARA IIA OF PARA	OM "SH GRAPH 'TABL GRAP MIL- GRAP	PECIF H 3.9, LE III" PH 4.4 STD-8 PH 4.4	TED IN ADDE 2, LINE 2.2, C 883" T .3.2, C	N TAB ED "HI E 2. P. EHANG O "AI HANG	BLE III EREIN ARAC GED V LL FO GED V	N" AF GRAPH /ERBI OTNC /ERBI	TER H 4.4.1 AGE DTES AGE		1/18/99	9
E	•	PAGE 4 3.10.1, AND 4 4 TO 7. PAGE 9 PAGE 9 PAGE 9 PAGE 9 PAGE 9 PAGE 1 PAGE 4 PAGE 4 PAGE 4 PAGE 4 PAGE 4 PAGE 4	8, ADDE 9, CHAN 10, ADD 11, CHAI 12, ADD 13, CHAI 15, CHAI DDED V	GRAP FIGU GRAP D PAC GED ED DI NGED NGED NGED VERBI	PH 3.8 RE 2, H 3.1( FIGU EVICE FIGU FIGU FIGU FIGU Vout AGE	CHAN PARA DEVIC RE 2 T E OPTI JRE 3 E OPTI JRE 4 OUTH TO NO	NGED AGRA IANG CE OP O 3. ION 4, TO 5. ION 4, TO 7. PUT V DTE 3.	VERE PH 3.1 ED VE FION 4 , FIGU , FIGU	BIAGH 0.2, C ERBLA 4, PAC RE 4 RE 6 GE 10	E ADD CHANG GE. 1 CKAG TERM BURN 0 krad	PED FI GED V PARAG E OUT IINAL I-IN CI (SI) M	GÙRH /ERBJ GRAP FLINE CONT IRCUI	ES 5 A IAGE . PH 3.11 3. NECT IT. D 9.992	ND 6. ADDE 1.3, CH IONS. 2 AND	PAR ED FIC IANG	GURES ED FI	S 3 GURE .0.008	2	06/23/0	0
F		PER PA	8, CHAN ACKAGE	E ENG	INEE	RING.													/06/00	
	RE	VISI	ON R													NEX	KT P	AG	E.	
DEVIC		DAC	E NO.		1					DISC		E SE 9	1	1	1	12	11			
REVISI INDE			e no. Ision	1 Q	2 Q	3 Q	4 Q	5 Q	6 Q	<b>Q</b>	8 Q	9 Q	10 <b>Q</b>	11 Q	12 <b>Q</b>	13 Q	14 <b>Q</b>			
REVISI			E NO.	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y			
INDE			ISION																	
				RIG									Ā	NAL	OG D	EVIC	ES IN	C.		•
				SGN																
				NGR							TIT	LE:		105 6	<b>a</b> 15 -					
				AFG							_	ъr					LINE			
				CM							_	KH	11021-	5, PR	LCISI	UN 5	V KEF	EKE	NCE	
				QA ROG							SIZ		CAGI CODI			DRAV NUM	WING		D	EV
																				JL V
			FI	JNCT									64155				-5016			S

# FOR OFFICIAL USE ONLY

	REVISION RECORD	
REV	DESCRIPTION	DATE
REV G		DATE 03/26/02
	<ul> <li>PAGE 12, FIGURE 7, TOTAL DOSE BIAS CURRENT REVISED BY ENGINEERING.</li> <li>PAGE 13, TABLES I, II AND CORRESPONDING NOTES ALL ON ONE PAGE.</li> </ul>	
Η	PAGE 8, CHANGED OUTLINE DRAWING PIN 1 NOTCH MOVED TO INSIDE LEAD LOCATION.	05/19/03
J	Page 4, Changed initial rate of rads to 240.	03/16/05
K	<ul> <li>Page 4, Added: Out to ground voltage (shunt mode current limit10v and Note: Absolute maximum ratings are those values beyond which the life of a device may be impaired.</li> </ul>	08/17/05
L	• Page 4, changed (shunt mode current voltage) to (sink mode current limit) per datasheet rev. D.	01/24/06
М	• PAGE 5, CHANGED IN BOTH PARAGRAPHS 4.2, 4.3 IN CONJUNCTION TO 3.3 CHANGED TO 3.4 AND PARAGRAPH 4.3 CHANGED 3.1.1 TO 3.1 AND 3.2.1 TO 3.1.1	12/17/07
N	• PAGE 4 PARAGRAPH 3.11.1 CHANGED VERBIAGE.	04/30/08
Р	<ul> <li>PAGE 5, PARAGRAPH 4.4.2 CHANGED VERBIAGE.</li> <li>PAGE 8, FIGURE 2 NOTE 2 ADDED TO LEAD THICKNESS.</li> </ul>	06/27/08
Q	ADD MAXIMUM JUNCTION TEMPERATURE 150°C TO SECTION 3.4 CHANGED CAGE CODE 94155 TO 64155 CHANGED LINEAR TECH FOOTER TO ANALOG DEVICES INC.	08/10/18
R	TO CHANGE LINEAR TO ANALOG AND REMOVE SOURCE	3/22/21
S	The RH1021DMH-5 was OBS	<mark>9/21/21</mark>

## 1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

# 2.0 APPLICABLE DOCUMENTS:

2.1 <u>Government Specifications and Standards</u>: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

**SPECIFICATIONS:** 

MIL-PRF-38535	Integrated Circuits (Microcircuits) Manufacturing, General Specification for
MIL-STD-883	Test Method and Procedures for Microcircuits
MIL-STD-1835	Microcircuits Case Outlines

2.2 <u>Order of Precedence</u>: In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

## 3.0 REQUIREMENTS:

- 3.1 <u>General Description</u>: This specification details the requirements for the RH1021-5, Precision 5V Reference, processed to space level manufacturing flow.
- 3.2 <u>Part Number</u>:
  - 3.2.1 Option 1 RH1021BMH-5 (TO5 Metal Can, 8 Leads)
  - 3.2.2 Option 2 RH1021CMH-5 (TO5 Metal Can, 8 Leads)
  - 3.2.3 Option 3 RH1021DMH-5 OBS (TO5 Metal Can, 8 Leads)
  - 3.2.4 Option 4 RH1021CMW-5 (Glass Sealed Flatpack, 10 Leads)

## 3.3 <u>Part Marking Includes</u>:

- 3.3.1 LTC Logo
- 3.3.2 LTC Part Number (See Paragraph 3.2)
- 3.3.3 Date Code
- 3.3.4 Serial Number
- 3.3.5 ESD Identifier per MIL-PRF-38535, Appendix A

## 3.4 <u>The Absolute Maximum Ratings</u>:

Input Voltage
Input / Output Voltage Differential
Output to Ground Voltage
(Sink Mode Current Limit) 10V
Trim Pin – to – Ground Voltage
Positive $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ Equal to $V_{OUT}$
Negative $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $.20V$
Output Short – Circuit Duration
$V_{IN} = 35V$
$V_{IN} = \leq 20V$
Operating Temperature Range
Maximum Junction Temperature
Storage Temperature Range
Lead Temperature (Soldering, 10 sec.)
<b>NOTE:</b> Absolute maximum ratings are those values beyond which the life of a device may be impaired.
Electrostatic discharge sensitivity, ESDS, shall be Class 1.

- 3.6 <u>Electrical Performance Characteristics</u>: The electrical performance characteristics shall be as specified in **Table I** and Table II.
- 3.7 <u>Electrical Test Requirements</u>: Screening requirements shall be in accordance with 4.1 herein, MIL-STD-883, Method 5004, and as specified in Table IV herein.
- 3.8 <u>Burn-In Requirement</u>:

3.5

- 3.8.1 Options 1, 2, 3 (TO5): Static Burn-In, Figure 5
- 3.8.2 Option 4 (Glass Sealed Flatpack) : Static Burn-In, Figure 6
- 3.9 <u>Delta Limit Requirement</u>: Delta limit parameters are specified in **Table III** herein, are calculated after each burn-in, and the delta rejects are included in the PDA calculation.
- 3.10 <u>Design, Construction, and Physical Dimensions</u>: Detail design, construction, physical dimensions, and electrical requirements shall be as specified herein.
  - 3.10.1.1 Mechanical / Packaging Requirements: Case outlines and dimensions are in accordance with Figure 1 (TO5/8 Leads) and Figure 2 (Glass Sealed Flatpack/10 Leads).
  - 3.10.2 Terminal Connections: The terminal connections shall be as specified in Figure 3 (TO5/8 Leads) and Figure 4 (Glass Sealed Flatpack/10 Leads).
  - 3.10.3 Lead Material and Finish: The lead material shall be Kovar for TO5 and alloy 42 for flatpack. The lead finish shall be hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.
- 3.11 <u>Radiation Hardness Assurance (RHA)</u>:
  - 3.11.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.

- 3.11.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
- 3.11.3 Total dose bias circuit is specified in **Figure 7**.
- 3.12 <u>Wafer Lot Acceptance</u>: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Topside glassivation thickness shall be a minimum of 4KÅ.
- 3.13 <u>Wafer Lot Acceptance Report</u>: SEM is performed per MIL-STD-883, Method 2018 and copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.

## 4.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)

- 4.1 <u>Quality Assurance Provisions</u>: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. Analog Devices is a QML certified company, and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
- 4.2 <u>Sampling and Inspection</u>: Sampling and Inspection shall be in accordance with MIL-STD-883, Method 5005 with QML allowed and TRB approved deviations in conjunction with paragraphs 3.1.1, 3.2.1, and 3.4 of the test method.
- 4.3 <u>Screening</u>: Screening requirements shall be in accordance with MIL-STD-883, Method 5004 with QML allowed and TRB approved deviations in conjunction with paragraphs 3.1, 3.1.1, and 3.4 of the test method. Electrical testing shall be as specified in **Table IV** herein.
  - 4.3.1 Analysis of catastrophic (open/short) failures from burn-in will be conducted only when a lot fails the burn-in or re-burn-in PDA requirements.
- 4.4 <u>Quality Conformance Inspection</u>: Quality conformance inspection shall be in accordance with 4.2 and 4.3 herein and as follows:
  - 4.4.1 Group A Inspection: Group A inspection shall be performed in accordance with 4.1 herein, per MIL-STD-883, Method 5005, and specified in **Table IV** herein.
  - 4.4.2 Group B Inspection: When purchased, a full Group B is performed on an inspection lot. As a minimum, Subgroups 1-4 plus 6 are performed on every assembly lot, and Subgroup B2 (Resistance to Solvents / Mark Permanency) and Subgroup B3 (Solderability) are performed prior to the first shipment from any inspection lot and Attributes provided when a Full Space Data Pack is ordered. Subgroup B5 (Operating Life) is performed on each wafer lot. This subgroup may or may not be from devices built in the same package style as the current inspection lot. Attributes and variables data for this subgroup will be provided upon request at no charge.

4.4.2.1	Group B, Subgroup $2c = 10\%$	Group B, Subgroup 5 = *5% (*per wafer or inspection lot
	Group B, Subgroup 3 = 10%	whichever is the larger quantity)
	Group B, Subgroup $4 = 5\%$	Group B, Subgroup 6 = 15%


4.4.2.2 All footnotes pertaining to Table IIa in MIL-STD-883, Method 5005 apply. The quantity (accept number) of all other subgroups are per MIL-STD-883, Method 5005, Table IIa.

- 4.4.3 Group D Inspection: When purchased, a full Group D is performed on an inspection lot. As a minimum, periodic full Group D sampling is performed on each package family for each assembly location every 26 weeks. A generic Group D Summary is provided when a full Space Data Pack is ordered.
  - 4.4.3.1 Group D, Subgroups 3, 4 and 5 = 15% each (Sample Size Series).
  - 4.4.3.2 All footnotes pertaining to Table IV in MIL-STD-883, Method 5005 apply. The quantity (accept number) or sample number and accept number of all other subgroups are per MIL-STD-883, Method 5005, Table IV.
- 4.5 <u>Deliverable Data</u>: Deliverable data that will ship with devices when a Space Data Pack is ordered:
  - 4.5.1 Lot Serial Number Sheets identifying all devices accepted through final inspection by serial number
  - 4.5.2 100% attributes (completed lot specific traveler; includes Group A Summary)
  - 4.5.3 Burn-In Variables Data and Deltas (if applicable)
  - 4.5.4 Group B2, B3, and B5 Attributes (Variables data, if performed on lot shipping)
  - 4.5.5 Generic Group D data (4.4.3 herein)
  - 4.5.6 SEM photographs (3.13 herein)
  - 4.5.7 Wafer Lot Acceptance Report (3.13 herein)
  - 4.5.8 X-Ray Negatives and Radiographic Report
  - 4.5.9 A copy of outside test laboratory radiation report if ordered
  - 4.5.10 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein

Note: Items 4.5.1 and 4.5.10 will be delivered as a minimum, with each shipment. This is noted on the Purchase Order Review Form as "No Charge Data".


5.0 <u>Packaging Requirements</u>: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All devices shall be packaged in conductive material or packaged in anti-static material with an external conductive field shielding barrier.





 $\theta ja = +150^{\circ}C/W$  $\theta jc = +40^{\circ}C/W$ 


DEVICE OPTION 4 W10, GLASS SEALED FLATPACK / 10 LEADS CASE OUTLINE




NOTE: 1. THIS DIMENSION ALLOWS FOR OFF-CENTER LID, MENISCUS AND GLASS OVER RUN.

NOTE: 2. INCREASE DIMENSION BY 0.003 INCH WHEN LEAD FINISH IS APPLIED (SOLDER DIPPED).

 $\theta_{ja} = +170^{\circ}C/W$  $\theta_{jc} = +40^{\circ}C/W$ 




#### <u>TERMINAL CONNECTIONS</u> <u>DEVICE OPTIONS 1, 2, 3, TO5 METAL CAN / 8 LEADS</u>




# FIGURE 3

## **OPTION 4, GLASS SEALED FLATPACK / 10 LEADS**








NOTES:

- 1. Unless otherwise specified, component tolerances shall be per military specification. 2. Tj = 168 °C maximum.
- 3. Ta = 150 °C. 4. Burn-in Voltages: V1 = +20V to +22V Y2 = -20Y to -22Y

**BURN-IN CIRCUIT OPTION 4, GLASS SEALED FLATPACK / 10 LEADS** 



NOTES:

- Unless otherwise specified, component tolerances shall be per military specification.
   Tj = 168 °C maximum.
   Ta = 150 °C.
   Burn-in Yoltages: Y1 = +20Y to +22Y

- Y2 = -20Y to -22Y

# **TOTAL DOSE BIAS CIRCUIT**




FIGURE 7

				T,	= 25	°C	SUB-	−55°C	$\leq T_A$	≤ 125°C	SUB-	
SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	TYP	MAX	GROUP	MIN	TYP	MAX	GROUP	UNITS
V <sub>OUT</sub>	Output Voltage	RH1021CM-5 RH1021BM-5, DM-5	1	4.9975 4.95		5.0025 5.05	1 1					V V
TCV <sub>OUT</sub>	Output Voltage Temperature Coefficient	RH1021BM-5 RH1021CM-5, DM-5	2 2							5 20	2,3 2,3	ppm/°C ppm/°C
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Line Regulation	$7.2V \le V_{IN} \le 10V$ $10V \le V_{IN} \le 40V$	3			12 6	1 1			20 10	2,3 2,3	ppm/V ppm/V
$\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$	Load Regulation (Sourcing Current)	$0 \le I_{OUT} \le 10$ mA	3			20	1			35	2,3	ppm/mA
	Load Regulation (Sinking Current)	$0 \le I_{OUT} \le 10$ mA	3			100	1			150	2,3	ppm/mA
Is	Supply Current					1.2	1			1.5	2,3	mA
	Output Voltage Noise	$0.1 \text{Hz} \le f \le 10 \text{Hz}$ $10 \text{Hz} \le f \le 1 \text{kHz}$	4		3	3.5	4					μV <sub>P-P</sub> μV <sub>RMS</sub>
	Long Term Stability of V <sub>OUT</sub>	ΔT = 1000 Hrs Noncumulative	5		15							ppm
	Temperature Hysteresis of V <sub>OUT</sub>	ΔT = ±25°C			10							ppm

#### TABLE I: ELECTRICAL CHARACTERISTICS (PRE-IRRADIATION) NOTE 8

#### TABLE II: ELECTRICAL CHARACTERISTICS (POST-IRRADIATION) NOTE 6

				10Kra	d(Si)	20Kra	ıd(Si)	50Kr	ad(Si)	100Kr	ad(Si)	200Kr	ad(Si)	
SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
V <sub>OUT</sub>	Output Voltage	RH1021CM-5 RH1021BM-5, DM-5	1 1	4.9945 4.95	5.0055 5.05	4.993 4.945	5.007 5.055	4.991 4.942	5.009 5.058	4.9875 4.94	5.0125 5.06		5.016 5.065	V V
TCV <sub>OUT</sub>	Output Voltage Temperature Coefficient	RH1021BM-5 RH1021CM-5, DM-5	2 2		5 20		5 20		5 20		7 22		10 25	ppm/°C ppm/°C
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Line Regulation	$7.2V \le V_{\rm IN} \le 10V$ $10V \le V_{\rm IN} \le 40V$	3 3		12 6		12 6		13.5 6		15 7		18 9	ppm/V ppm/V
ΔV <sub>OUT</sub> ΔI <sub>OUT</sub>	Load Regulation (Sourcing Current)	$0 \le I_{OUT} \le 10 \text{mA}$	3,7		20		20		20		20		20	ppm/mA
	Load Regulation (Sinking Current)	$0 \le I_{OUT} \le 10$ mA	3		100		100		100		100		150	ppm/mA
Is	Supply Current		1		1.2		1.2		1.2		1.2		1.2	mA

Note 1: Output voltage is measured immediately after turn-on. Changes due to chip warm-up are typically less than 0.005%.

Note 2: Temperature coefficient is measured by dividing the change in output voltage over the temperature range by the change in temperature. Separate tests are done for hot and cold; T<sub>MIN</sub> to 25°C and 25°C to T<sub>MAX</sub>. Incremental slope is also measured at 25°C.

**Note 3:** Line and load regulation are measured on a pulse basis. Output changes due to die temperature change must be taken into account separately. Package thermal resistance is 150°C/W for the TO-5 (H) package and 170°C/W for the 10-lead flatpack (W) package.

**Note 4:** RMS noise is measured with a 2-pole highpass filter at 10Hz and a 2-pole lowpass filter at 1kHz. The resulting output is full wave rectified and then integrated for a fixed period, making the final reading an average as

opposed to RMS. Correction factors are used to convert from average to RMS and to correct for the nonideal bandpass of the filters. Peak-to-peak noise is measured with a single highpass filter at 0.1Hz and a 2-pole lowpass filter at 10Hz. The unit is enclosed in a still-air environment to eliminate thermocouple effects on the leads. Test time is 10 seconds.

**Note 5:** Consult factory for units with long term stability data. **Note 6:**  $V_{IN} = 10V$ ,  $I_{OUT} = 0$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted. **Note 7:**  $I_{OUT(MAX)}$  (Sourcing) is 5mA for exposures greater than 100Krad

Note 7: I<sub>OUT(MAX)</sub> (Sourcing) is 5mA for exposures greater than 100Krad (Si).

Note 8:  $V_{IN} = 10V$ ,  $I_{OUT} = 0$ , unless otherwise noted.

# TABLE III: POST BURN-IN ENDPOINTS AND DELTA LIMIT REQUIREMENTS $T_A = 25^{\circ}C$

### APPLIES TO RH1021BM-5 AND RH1021DM-5

	ENDPOI	NT LIMIT	DEI		
PARAMETER	MIN	MAX	MIN	MAX	UNITS
V <sub>OUT</sub>	4.95	5.05	-0.003	0.003	V

### **APPLIES TO RH1021CM-5**

	ENDPOI	NT LIMIT	DEI		
PARAMETER	MIN	MAX	MIN	MAX	UNITS
V <sub>OUT</sub>	4.9975	5.0025	-0.003	0.003	V

# TABLE IV: ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUP
Final Electrical Test Requirements (Method 5004)	1*,2,3,4
Group A Test Requirements (Method 5005)	1,2,3,4
Group B and D for Class S, and Group C and D for Class B End Point Electrical Parameters (Method 5005)	1,2,3

\* PDA Applies to subgroup 1. See PDA Test Notes.

#### **PDA Test Notes**

The PDA is specified as 5% based on failures from group A, subgroup 1, tests after cooldown as the final electrical test in accordance with method 5004 of MIL-STD-883. The verified failures of group A, subgroup 1, after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent for the lot.

Linear Technology Corporation reserves the right to test to tighter limits than those given.