							J	REVIS	SION	RECO	RD								
REV								DESC	CRIPT	ΓΙΟΝ								DA	TE
0	IN	TIAL	RELEAS	SE														09/1	6/06
A	•	PAGI	E 3, PAF E 4, PAF KAGE.								KOV	AR R	EQUIR	ED F	OR TO	<b>)</b> 5		05/0	6/08
В	• • TE	PAGI PAGI	E 12, TA E 13, T <i>A</i> ATURE	ABLE I	II WA	AS CH	ANGE	D FO	R QU	JALIFY	'ING I	DICE	SALES	S ADI				04/0	1/09
С	Pag	ge 2, an	nended s	section	3.3, <u>S</u>											nt		03/3	0/12
D	Pag	ge 13, 0	Changed inged fro	RH Ca	nned	_				-			_	_	_			07/0	2/13
Е			Die Sales				THSU	note n	uu iii	o oump	ie bize	Serie	3 HOIII	1370	, 10 1	070.		6/1	/15
F			e SI and				Anal	റ്											9/21
CA	U	LIO	N: E	ELE	CT.	ROS	STA	\TI	C I	)ISC	CHA	\R(	GE S	SEN	NSI	ΓΙV	EP	AR	T
REVISIO			E NO.	1	2	3	4	5	6	7	8	9	10	11	12	13			
INDEX			ISION	F	F	F	F	F	F	F	F	F	F	F	F	F			
REVISIO INDEX			E NO. ISION					-	-		-			-	+				
HIDEA		KE V	ISION	1			<u> </u>	1	1			<u> </u>	AN	AI O	G DF	VICE	ES INC		
			C	RIG							1		7 11 17		טטט	, 101	1111	<b>.</b>	
				SGN							ТІТ	LE:	MICR	OCI	RCUI	T. LI	NEAI	R.	
				NGR							_		056A			-		-	ED
				MFG									IFET I						
				CM							7				LIFIE			-	
			-	QA							SIZ	ZE	CAG COD	Е			NUMI	BER	REV
		-	P	ROG		-							6415	55	0	5-08	-5212		F
APPLIC	CAT	ION	FU	JNCT		SI	GNO	FFS	I	DATE	CO	NTR.	ACT:						

# FOR OFFICIAL USE ONLY

### 1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

### 2.0 APPLICABLE DOCUMENTS:

2.1 <u>Government Specifications and Standards</u>: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

### **SPECIFICATIONS**:

MIL-PRF-38535 Integrated Circuits (Microcircuits) Manufacturing, General Specification for

MIL-STD-883 Test Method and Procedures for Microcircuits

MIL-STD-1835 Microcircuits Case Outlines

2.2 <u>Order of Precedence:</u> In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

### 3.0 REQUIREMENTS:

- 3.1 <u>General Description</u>: This specification details the requirements for the RH1056A, DICE and Element Evaluation Test Samples, processed to space level manufacturing flow as specified herein.
- 3.2 Part Number: RH1056A, Dice,
- 3.3 Special Handling of Dice: Rad Hard dice require special handling as compared to standard IC dice. Rad Hard dice are susceptible to surface damage due to the absence of silicon nitride passivation that is present on most standard dice. Silicon nitride protects the dice surface from scratches by its hard and dense properties. The passivation on Analog Devices Rad Hard dice is silicon dioxide which is much "softer" than silicon nitride. During the visual and preparation for shipment, ESD safe Tweezers are used and only the edge of the die are touched.

ADI recommends that dice handling be performed with extreme care so as to protect the die surface from scratches. If the need arises to move the die in or out of the chip shipment tray (waffle pack), use an ESD-Safe-Plastic-tipped Bent Metal Vacuum Probe, preferably .020" OD x .010" ID (for use with tiny parts). The wand should be compatible with continuous air vacuums. The tip material should be static dissipative Delrin (or equivalent) plastic.

During die attach, care must be exercised to ensure no tweezers, or other equipment, touch the top of the dice.

3.4 The Absolute Maximum Ratings:

Supply Voltage .									<u>+</u> 20V
Differential Input Voltage									
Input Voltage									<u>+</u> 20V
Output Short Circuit Duration .							IN	IDI	EFINITE
Operating Temperature Range						-5	5°C	C to	+125°C
Storage Temperature Range						-6	5°C	C to	+150°C
Lead Temperature (Soldering, 10 sec)									+300°C

- 3.5 <u>Design, Construction, and Physical Dimensions</u>: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.
- 3.6 <u>Outline Dimensions and Pad Functions</u>: Dice outline dimensions, pad functions, and locations shall be specified in Figure 1.
- 3.7 Radiation Hardness Assurance (RHA):
  - 3.7.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
  - 3.7.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
  - 3.7.3 Total dose bias circuit is specified in Figure 2.
- 3.8 <u>Wafer (or Dice) Probe</u>: Dice shall be 100% probed at Ta = +25°C to the limits shown in Table I herein. All reject dice shall be removed from the lot. This testing is normally performed prior to dicing the wafer into chips. Final specifications after assembly are sample tested during the element evaluation.
- 3.9 <u>Wafer Lot Acceptance</u>: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Top side glassivation thickness shall be a minimum of 4KÅ.
- 3.10 <u>Wafer Lot Acceptance Report</u>: SEM is performed per MIL-STD-883, Method 2018. Copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.
- 3.11 <u>Traceability</u>: Wafer Diffusion Lot and Wafer traceability shall be maintained through Quality Conformance Inspection.
- 4.0 QUALITY CONFORMANCE INSPECTION: Quality Conformance Inspection shall consist of the tests and inspections specified herein.
- 5.0 SAMPLE ELEMENT EVALUATION: A sample from each wafer supplying dice shall be assembled and subjected to element evaluation per Table III herein.
  - 5.1 <u>100 Percent Visual Inspection</u>: All dice supplied to this specification shall be inspected in accordance with MIL-STD-883, Method 2010, Condition A. All reject dice shall be removed from the lot.
  - 5.2 <u>Electrical Performance Characteristics for Element Evaluation</u>: The electrical performance characteristics shall be as specified in Table I and Table II herein.
  - 5.3 <u>Sample Testing</u>: Each wafer supplying dice for delivery to this specification shall be subjected to element evaluation sample testing. No dice shall be delivered until all the lot sample testing has been performed and the results found to be acceptable unless the customer supplies a written approval for shipment prior to completion of wafer qualification as specified in this specification.
  - 5.4 Part Marking of Element Evaluation Sample Includes:
    - 5.4.1 LTC Logo
    - 5.4.2 LTC Part Number

- 5.4.3 Date Code
- 5.4.4 Serial Number
- 5.4.5 ESD Identifier per MIL-PRF-38535, Appendix A
- 5.4.6 Diffusion Lot Number
- 5.4.7 Wafer Number
- 5.5 <u>Burn-In Requirement</u>: Burn-In circuit for TO5 package is specified in Figure 3.
- 5.6 <u>Mechanical/Packaging Requirements</u>: Case Outline and Dimensions are in accordance with Figure 4.
- 5.7 <u>Terminal Connections</u>: The terminal connections shall be as specified in Figure 5.
- 5.8 <u>Lead Material and Finish:</u> The lead material and finish shall be Kovar with hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.


### 6.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)

- 6.1 <u>Quality Assurance Provisions</u>: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. Analog Devices is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
- 6.2 <u>Sampling and Inspection</u>: Sampling and Inspection shall be in accordance with Table III herein.
- 6.3 Screening: Screening requirements shall be in accordance with Table III herein.
- 6.4 Deliverable Data: Deliverable data that will ship with devices when a Space Data Pack is ordered:
  - 6.4.1 Lot Serial Number Sheets identifying all Canned Sample devices accepted through final inspection by serial number.
  - 6.4.2 100% attributes (completed element evaluation traveler).
  - 6.4.3 Element Evaluation variables data, including Burn-In and Op Life
  - 6.4.4 SEM photographs (3.10 herein)
  - 6.4.5 Wafer Lot Acceptance Report (3.9 herein)
  - 6.4.6 A copy of outside test laboratory radiation report if ordered
  - 6.4.7 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.

Note: Items 6. 4.1 and 6. 4.7 will be delivered as a minimum, with each shipment.

EC	NO. 05-08-5212 REV. F RH1056A, Dice Precision High Speed JFET Input Operational Amplifi
	<u>Packaging Requirements</u> : Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All dice shall be packaged in multicavity containers composed of conductive, anti-static, or static dissipative material with an external conductive field shielding barrier.

# **DICE OUTLINE DIMENSIONS AND PAD FUNCTIONS**



59mils × 78mils, Backlap: 12mils Backside (substrate) is an alloyed gold layer.

# PAD FUNCTION

- 1. BALANCE
- 2. IN
- 3. + IN
- 4. V
- 5. BALANCE
- 6. OUT
- 7. V<sup>+</sup>

# FIGURE 1

# TOTAL DOSE BIAS CIRCUIT






FIGURE 2

# BURN-IN CIRCUIT TO5, METAL CAN 8 LEAD



### NOTES:

- 1. Unless otherwise specified, component tolerances shall be per military specification.
- 2. Tj maximum = Yaries with device being burned in.
- 3. Ta = 150 °C.
- 4. Burn-in voltages; V1 = +20V to +22VV2 = -20V to -22V





PACKAGE AND PINOUT

### FIGURE 3

7. V+ 8. COMP

### TO5, 8 LEADS, CASE OUTLINE





NOTE: 1. LEAD DIAMETER IS UNCONTROLLED BETWEEN THE REFERENCE PLANE AND SEATING PLANE.


2. FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS  $\frac{0.016-0.024}{(0.406-0.610)}$ 

FIGURE 4

 $\theta$ ja = +150°C/W  $\theta$ jc = +40°C/W

ANALOG DEVICES INC.

# **TERMINAL CONNECTIONS**



# FIGURE 5

# TABLE I DICE ELECTRICAL CHARACTERISTICS – Element Evaluation (Note 1)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	(Note 3)		0.5	mV
I <sub>0S</sub>	Input Offset Current	(Note 4)		50	pA
I <sub>B</sub>	Input Bias Current	(Note 4)		200	pА
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$	120		V/mV
V <sub>OUT</sub>	Output Voltage Swing	$R_L = 2k, V_S = \pm 15V$	±12		V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11V, V_S = \pm 15V$	86		dB
PSRR	Power Supply Rejection Ratio	VS = ±10V to ±18V	88		dB
SR	Slew Rate	(Note 5)	10		V/µs
I <sub>S</sub>	Supply Current			6	mA

Note 1: Dice are probe tested at 25°C to the limits shown. Final specs, after assembly cannot be guaranteed at the die level due to yield loss and assembly shifts. For absolute maximum ratrings, typical specifications, performance curves and finished product specifications, please refer to the standard product data sheet.

**Note 2:** For dice tested to tighter limits than those listed above and/or, lot qualification based on sample lot assembly and testing, please contact LTC Marketing.

Note 3:  $V_S = \pm 15V$ ,  $T_A = 25$ °C,  $V_{CM} = 0_V$ , unless otherwise noted.

Note 4: This is not a reflection of actual  $I_{OS}$  and  $I_{B}$ . Typical values are 5pA and 20pA respectively at final test. JFETs sensitivity to light at wafer sort requires a loose limit.

Note 5: Tested at a gain of "5".

# TABLE II ELECTRICAL CHARACTERISTICS – Post-Irradiation (Note 5)

SYMBOL	PARAMETER	CONDITIONS	NOTES	10KRA Min	D (Si) MAX	20KR/ Min	AD (SI) MAX	50KR/ MIN	ND (Si) MAX	100KR MIN	AD (SI) Max	200KR MIN	AD (SI) Max	UNITS
Vos	Input Offset Voltage		2		300		300		370		570		870	μ۷
Ios	Input Offset Current		4		±10		±50		±150		±250		±350	рA
l <sub>B</sub>	Input Bias Current		4		±50		±250		±500		±1000		±2000	pΑ
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_0 = \pm 10V, R_L \ge 2k$ $V_0 = \pm 10V, R_L \ge 1k$		150 130		150 130		150 130		100 87		75 65		V/mV V/mV
$\overline{V_0}$	Output Voltage Swing	R <sub>L</sub> ≥ 2k		±12		±12		±12		±12		±12		V
V <sub>CM</sub>	Input Common Mode Voltage Range	V <sub>S</sub> = ±15V		±11		±11		±11		±11		±11		٧
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±11V		86		86		86		86		86		dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±10V to ±18V		90		90		90		90		90		dB
Is	Supply Current				7		7		7		7		7	mA
SR	Slew Rate	A <sub>V</sub> = 1, V <sub>S</sub> = ±15V	1	10		10		9		9		9		V/µs
CIN	Input Capacitance			3(T	yp)	3(	Гур)	3(	Гур)	3(	Тур)	3(	Тур)	pF

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply voltage. Offset voltage is measured under two different conditions: (a) approximately 0.5 seconds after application of power, (b) at  $T_A = 25^{\circ}\text{C}$  only, with the chip heated to approximately 45°C to account for chip temperature rise when the device is fully warmed up.

Note 3: Unless otherwise stated,  $V_S = \pm 15V$ ; and  $V_{OS}$ ,  $I_B$  and  $I_{OS}$  are measured at  $V_{CM} = 0V$ .

**Note 4:** The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_J.$  Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D.$   $T_J=T_A+(\theta_{JA}\bullet P_D)$  where  $\theta_{JA}$  is the thermal resistance from junction to ambient.

Note 5: Unless otherwise stated,  $V_S = \pm 15V$ ,  $V_{CM} = 0V$  and  $T_A = 25^{\circ}C$ .

# TABLE III RH ELEMENT EVALUATION TABLE QUALIFICATION OF DICE SALES



# RH CANNED SAMPLE TABLE FOR QUALIFYING DICE SALES

	,			RH CANNED SAMPLE TABLE FOR QUALIFYING DICE SALES	NG DICE SALES		,
SUBGROUP	K/S	< N	н/в	OPERATION	METHOD WIL-3	D CONDITION	(ACCEPT NUMBER)
1	Х	X		SEM	2018	N/A	REF. METHOD 2018 FOR S/S
2	X	X	X	ELEMENT ELECTRICAL (WAFER SORT @ 25°C)			100%
3	Х	X	Χ	ELEMENT VISUAL (2nd OP)	2010	А	100%
4	×	×	×	INTERNAL VISUAL (3rd OP)	2010	А	ASSEMBLED PARTS ONLY
	×	×		DIE SHEAR MONITOR	2019		
	Х	Х		BOND PULL MONITOR	2011		
5	×	×		STABILIZATION BAKE	1008	С	ASSEMBLED PARTS ONLY
	×	×		TEMPERATURE CYCLE	1010	С	
	×	×		CONSTANT ACCELERATION	2001	E	
	×	×		FINE LEAK	1014	Α	
	Х	Χ		GROSS LEAK	1014	С	
6	×	×		FIRST ROOM ELECTRICAL - READ & RECORD			45(0)
				(REPLACE ANY ASSEMBLY-RELATED REJECTS)			
	×	×		PRE BURN-IN ELECT. READ & RECORD @ +125°C or +150°C, -55°C			
	×	×		BURN-IN: +125°C/240 hrs. or +150°C/120 hrs.	1015	+ 125°c MINIMUM  240 HOURS	
	×	×		POST BURN-IN ELECT. READ & RECORD @ 25℃			
	×	×		POST BURN-IN ELECT. READ & RECORD @ +125°C or +150°C, -55°C			
		×		TOTAL IRRADIATION DOSE	1019	Α	
	×	×		PRE OP-LIFE ELECTRICAL @ 25°C READ & RECORD			
	×	×		OPERATING LIFE: +125°C/1000 hrs. or +150°C/500 hrs.	1005	+ 125°c MINIMUM	
	×	×		POST OP-LIFE ELECT. (R & R @ 25°C, +125°C OR+150°C, -55°C			
7	×	×	X	WIRE BOND EVALUATION	2011		15(0) OR 25(1) - # of wires
NOTE:	LTC	s no	t qu	LTC is not qualified to process to MIL-PRF-38534. This is an LTC imposed element evaluation that follows	ent evaluation	that follows	
	5%.	STD-	883	MIL-STD-883 test methods and conditions. Please note the quantity and accept number from Sample Size Series of 5%, accept on -0, and note that the actual sample and accept number does not begin until Subgroup 6-0P-HFF.	ot number fron ot begin until Si	າ Sample Size Seri ມbgroup 6 OP-HFI	es of
NOTE:	Test	s wit	hi	Tests within Subgroup 5 may be performed in any sequence.			
NOTE:	LTC'	s rad	iatio	LTC's radiation tolerance (RH) die has a topside glassivation thickness of 4KA minimum.	ninimum.		
NOTE:	Sam	ple s	izes	Sample sizes on the travelers may be larger than that indicated in the above table; however, the larger sample size is	able; however,	the larger sample	size is
	to ac relat	ed n	ımo ejec	to accommodate extra units for replacement devices in the event of equipment or operator error and for assembly related rejects in Subgroup 6, and for Wire Bond Evaluation, Surgroup 7. The larger sample size is at all times	nt or operator of arger sample si	ze is at all times	maly
	kept	seg	rega	kept segregated and, if used for qualification, has all the required processing imposed.	mposed.		