								REVI	ISION	N RECO	ORD								
REV							Г	DESCR	IPTI	ON								I	DATE
0	INI	ΓIAL R	ELEASE															0	6/10/98
A	WE 3 TH	RE REN IROUG	ARAGRA NUMBER SH 5. DE SLINE, PA	RED A	ND P D PA	ARAG	RAPI	HS THA	AT FO	OLLOV	VED V	VERE	RELO	OCAT	ED TO) PAG	ES	0′	7/07/99
В	PAC PAC PAR	GE 3, PA GE 4, PA RAGRA	ARAGRA ARAGRA PH 5.2 A ARAGRA	APH 3. APH 5. ADDEI	8 CH 0 CH) "HI	ANGE EREIN'	D VEI	RBIAG ER TA	E AD BLE	DED ' 2.	'HERI	EIN" A	AFTEI	R TA	BLE 3			0	1/04/00
С	PARAIL PALTC QUA PAC PAC PAC SI	AGE 3, OS PER AGE 4, 1 C IS QM ALIFIEI AGES 6 CKAGE AGE 10 PEC NO	PARAGI SECON PARAGI IL CERT D CLASS THROU TYPES FIGURE TABLE DW ONL	RAPH D" TC RAPH IFIED S S M. JGH 9 AT TC ES 1 AT Y 11 F	3.7.1 C'LES AND ANUI ALL OP OF ND 2 ND II PAGE	, CHAI SS THA HANG THAI FACTU FIGU F PAGE NOW NOW S LON	NGED AN OI ED Q FRAD URINC RE TI E, ANI ON TI	THE I R EQUALIT HARI HARI LINES TLES (D HAV HE SAI HE SAI	DOSA AL TO Y AS O CA S. CHAN E AL ME P.	AGE RAGE RAGE NO 10 REPORTED TO 10 R	ATE F ADS I NCE I ATES TO HA	FROM PER S PROV ARE A AVE I AT B	"APP ECON ISION ASSEN DEVIC	ROXI ID". IS TO MBLE CE OP IM OF	IMATI STAT ED ON PTIONS F PAG	ELY 2 TE TH S AND E.	AT	0	1/08/03
D	•	PAGE :	3, CHAN	IGED	INITI	AL RA	TE O	F RAD	S TO	240 R	ADS/S	SEC.						0.	3/21/05
Е	•	PAGE :	3, PARA	GRAF	H 3.7	'.1 CH	ANGE	ED VER	BIAG	GE.								0:	5/06/08
F			11, CHA EMPERA															02	2/10/09
G	•	PAGE	10, TABI INPOST	LE II:	NOT	E 4 RE												0	1/31/11
Н	_		ended sec		-	cial Ha	ındling	g of Dic	ee to r	nore ac	curate	ely des	scribe (our cu	irrent			04	4/05/12
I	Page	e 12, Ch	anged RI ged from	H Can	ned S													0′	7/02/13
	\mathbf{C}	AUT	ION:	EI	EC	CTR	OS	ΓΑΤ	IC	DIS	CH.	AR	GE	SEI	NSI	ΓΙΥ	E P	AR	Γ
REVIS			E NO.	1	2	3	4	5	6	7	8	9	10	11	12	1			
INDI REVIS			ISION E NO.	J	J	J	J	J	J	J	J	J	J	J	J	+	1		
INDI			ISION		İ ,						1			<u> </u>					
			DS EN W	RIG SGN NGR MFG							TIT	MIC	CRO	CIRO		, LIN	IEAF		108A DICE
			(QA							SIZ	Έ	CAG COD	Е		WING			REV
A DDY	ICA	rio) i		ROG		CT	ON TO	FFC	-	A (T) T)	001	NTD 4	6415	55	()5-08	-511	1	<u>L</u>
APPL	ICA'	HON	j FU	NCT		SI	GNO	FFS	_ D	ATE	CO	NTRA	CT:						

FOR OFFICIAL USE ONLY

ANALOG DEVICE INC. Page 1 of 12

	REVISION RECORD	
REV	DESCRIPTION	DATE
J K L	Updated Die Sales table on pg 12. To remove SI and change Linear Technology to Analog Devices To remove Philippines	4/27/15 2/11/20 3/19/21

1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

2.0 APPLICABLE DOCUMENTS:

2.1 Government Specifications and Standards: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

SPECIFICATIONS:

MIL-PRF-38535 Integrated Circuits (Microcircuits) Manufacturing, General Specification for

MIL-STD-883 Test Method and Procedures for Microcircuits

MIL-STD-1835 Microcircuits Case Outlines

2.2 Order of Precedence: In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

3.0 REQUIREMENTS:

- 3.1 General Description: This specification details the requirements for the RH108A Operational Amplifier Dice and Element Evaluation Test Samples, processed to space level manufacturing flow as specified herein.
- 3.2 Part Number: **RH108A Dice**
- 3.3 Special Handling of Dice: Rad Hard dice require special handling as compared to standard IC dice. Rad Hard dice are susceptible to surface damage due to the absence of silicon nitride passivation that is present on most standard dice. Silicon nitride protects the dice surface from scratches with its hard and dense properties. The passivation on Analog Devices Rad Hard dice is silicon dioxide, which is much "softer" than silicon nitride. During the visual and preparation for shipment, ESD safe Tweezers are used and only the edge of the die are touched.

ADI recommends that dice handling be performed with extreme care so as to protect the die surface from scratches. If the need arises to move the die in or out of the chip shipment tray (waffle pack), use an ESD-Safe-Plastic-tipped Bent Metal Vacuum Probe, preferably .020" OD x .010" ID (for use with tiny parts). The wand should be compatible with continuous air vacuums. The tip material should be static dissipative Delrin (or equivalent) plastic.

During die attach, care must be exercised to ensure no tweezers, or other equipment, touch the top of the dice.

3.4 The Absolute Maximum Ratings:

Supply Voltage						<u>+</u> 20V
Differential Input Voltage (Note 1)						<u>+</u> 10mV
Input Voltage (Note 2)						<u>+</u> 15V
Output Short Circuit Duration						Indefinite
Operating Temperature Range .						-55°C to 125°C

- NOTE 1/ Differential input voltages greater than 1V will cause excessive current to flow through the input diodes unless limiting resistance is used.
- NOTE 2/ For supply voltages less than ± 15 V, the maximum input voltage is equal to the supply voltage.
- 3.5 Design, Construction, and Physical Dimensions: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.
- 3.6 Outline Dimensions and Pad Functions: Dice outline dimensions, pad functions, and locations shall be specified in Figure 1.
- 3.7 Radiation Hardness Assurance (RHA):
 - 3.7.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
 - 3.7.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
 - 3.7.3 Total dose bias circuit is specified in Figure 2.
- 3.8 Wafer (or Dice) Probe: Dice shall be 100% probed at Ta = +25°C to the limits shown in Table I herein. All reject dice shall be removed from the lot. This testing is normally performed prior to dicing the wafer into chips. Final specifications after assembly are sample tested during the element evaluation.
- 3.9 Wafer Lot Acceptance: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Top side glassivation thickness shall be a minimum of 4KÅ.
- 3.10 Wafer Lot Acceptance Report: SEM is performed per MIL-STD-883, Method 2018. Copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.
- 3.11 Traceability: Wafer Diffusion Lot and Wafer traceability shall be maintained through Quality Conformance Inspection.
- 4.0 QUALITY CONFORMANCE INSPECTION: Quality Conformance Inspection shall consist of the tests and inspections specified herein.
- 5.0 SAMPLE ELEMENT EVALUATION: A sample from **each wafer supplying dice** shall be assembled and subjected to element evaluation per Table III herein.
 - 5.1 100 Percent Visual Inspection: All dice supplied to this specification shall be inspected in accordance with MIL-STD-883, Method 2010, Condition A. All reject dice shall be removed from the lot.
 - 5.2 Electrical Performance Characteristics for Element Evaluation: The electrical performance characteristics shall be as specified in Table I and Table II herein.
 - 5.3 Sample Testing: Each wafer supplying dice for delivery to this specification shall be subjected to element evaluation sample testing. No dice shall be delivered until all the lot sample testing has been


- 5.4 performed and the results found to be acceptable unless the customer supplies a written approval for shipment prior to completion of wafer qualification as specified in this specification.
- 5.5 Part Marking of Element Evaluation Sample Includes:
 - 5.5.1 LTC Logo
 - 5.5.2 LTC Part Number
 - 5.5.3 Date Code
 - 5.5.4 Serial Number
 - 5.5.5 ESD Identifier per MIL-PRF-38535, Appendix A
 - 5.5.6 Diffusion Lot Number
 - 5.5.7 Wafer Number
- 5.6 Burn-In Requirement: Burn-In circuit for TO5 package is specified in Figure 3.
- 5.7 Mechanical/Packaging Requirements: Case Outline and Dimensions are in accordance with Figure 4.
- 5.8 Terminal Connections: The terminal connections shall be as specified in Figure 5.
- 5.8 Lead Material and Finish: The lead material and finish shall be Kovar with hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.
- 6.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)
 - 6.1 Quality Assurance Provisions: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. Analog devices is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
 - 6.2 Sampling and Inspection: Sampling and Inspection shall be in accordance with Table III herein.
 - 6.3 Screening: Screening requirements shall be in accordance with Table III herein.
 - 6.4 Deliverable Data: Deliverable data that will ship with devices when a Space Data Pack is ordered:
 - 6.4.1 Lot Serial Number Sheets identifying all Canned Sample devices accepted through final inspection by serial number.
 - 6.4.2 100% attributes (completed element evaluation traveler).
 - 6.4.3 Element Evaluation variables data, including Burn-In and Op Life
 - 6.4.4 SEM photographs (3.10 herein)
 - 6.4.5 Wafer Lot Acceptance Report (3.9 herein)
 - 6.4.6 A copy of outside test laboratory radiation report if ordered

6.4.7 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.

Note: Items 6. 4.1 and 6. 4.7 will be delivered as a minimum, with each shipment. This is noted on the Purchase Order Review Form as "No Charge Data".

7.0 Packaging Requirements: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All dice shall be packaged in multicavity containers composed of conductive, anti-static, or static dissipative material with an external conductive field shielding barrier.

DICE OUTLINE DIMENSIONS AND PAD FUNCTIONS



 74×51 mils

PAD FUNCTION

- 1. COMP 1
- 2. -IN
- 3. + 1N
- 4. V⁻ (substrate)
- 5. NC
- 6. OUT
- 7. V+
- 8. COMP 2

Backside (substrate) is an alloyed gold layer. Connect to V⁻.

FIGURE 1

TOTAL DOSE BIAS CIRCUIT





FIGURE 2

BURN-IN CIRCUIT TO5, METAL CAN 8 LEAD



NOTES:

- 1. Unless otherwise specified, component tolerances shall be per military specification.
- 2. Tj = 166 °C maximum at 150 °C ambient.
- 3. Burn-in Voltages: Y1 = +20Y to +22Y

Y2 = -20Y to -22Y

V3= +3.0Y to +3.3Y MONITOR ONLY






FIGURE 3

TO5, 8 LEADS, CASE OUTLINE





NOTE: 1. LEAD DIAMETER IS UNCONTROLLED BETWEEN THE REFERENCE PLANE AND SEATING PLANE.

2. FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS

 $\frac{0.016 - 0.024}{(0.406 - 0.610)}$

FIGURE 4

$$\theta$$
ja = +150°C/W

$$\theta_{ic} = +40^{\circ}\text{C/W}$$

TERMINAL CONNECTIONS




FIGURE 5

TABLE I DICE ELECTRICAL CHARACTERISTICS - Element Evaluation (Notes 4, 5, 7)

SYMBOL	PARAMETER	CONDITIONS	NOTES	T _A =	25°C Max	SUB- GROUP	-55°C ≤ 1 MIN	T _A ≤125°C Max	SUB- Group	UNITS
Vos	Input Offset Voltage				0.5	1		1.0	2,3	m۷
los	Input Offset Current				0.2	1		0.4	2,3	nA
I _B	Input Bias Current				2.0	1		3.0	2,3	ΠA
A _{VOL}	Large-Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V$ $R_L \ge 10k$		80		4	40		5,6	V/mV
CMRR	Common Mode Rejection Ratio			96		1	96		2,3	dB
PSRR	Power Supply Rejection Ratio			96		1	96		2,3	dB
	Input Voltage Range	$V_S = \pm 15V$	3	±13.5			±13.5			V
Vout	Output Voltage Swing	$V_S = \pm 15V$, $R_L = 10k$		±13		4	±13		5,6	V
Is	Supply Current	(Note 6)			0.6	1		0.4 0.6	2 3	mA mA

Note 1: Differential input voltages greater than 1V will cause excessive current to flow through the input diodes unless limiting resistance is used.

Note 2: For supply voltages less than $\pm 15V$, the maximum input voltage is equal to the supply voltage.

Note 3: Guaranteed by design, characterization or correlation to other tested parameters.

Note 4: $\pm 5V \le V_S \le \pm 20V$ unless otherwise noted.

Note 5: $V_S = \pm 15V$, $V_{CM} = 0V$, $T_A = 25^{\circ}C$ unless otherwise noted.

Note 6: $25^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$.

Note 7: Dice are probe tested at 25°C to the limits shown. Final specs after assembly are sample tested during the elemental evaluation. Please refer to RH108AH data sheet. For absolute maximum ratings, typical specifications, performance curves and finished product specifications, please refer to the standard RH data sheets.

TABLE II ELECTRICAL CHARACTERISTICS – Post-Irradiation (Note 5)

SYMBOL	PARAMETER	CONDITIONS	NOTES	10KRA Min	AD (Si) Max	20KRA Min	ID (Si) Max	50KRA Min	D (Si) Max	80KRA MIN	D (Si) Max	UNITS
Vos	Input Offset Voltage				0.5		0.5		0.5		1.0	m۷
los	Input Offset Current				0.3		0.3		0.3		0.3	пA
l _B	Input Bias Current				±2.0		±2.0		±2.0		±4.0	nA
A _{VOL}	Large-Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V$ $R_L \ge 10k$		98		98		90		86		dB
CMRR	Common Mode Rejection Ratio			96		96		84		70		dB
PSRR	Power Supply Rejection Ratio		4	96		96		84	****	70		dB
	Input Voltage Range		3	±13.5		±13.5		±13.5	*******	±13.5		V
V _{out}	Output Voltage Swing			±13		±13		±13		±13		V
RIN	Input Resistance		3	30		30		30		30		MΩ
Is	Supply Current				0.6		0.6		0.6		0.6	mA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: For supply voltages less than ±15V, the maximum input voltage isequal to the supply voltage.

Note 3: Guaranteed by design, characterization or correlation to othertested parameters.

Note 4: $\pm 5V \le V_S \le \pm 20V$ preirradiation, $\pm 5V \le V_S \le \pm 15V$ postirradiation, unless otherwise noted.

Note 5: $V_S = \pm 15V$, $V_{CM} = 0V$, $T_A = 25$ °C unless otherwise noted.

Note 6: $25^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$.

TABLE III RH ELEMENT EVALUATION TABLE QUALIFICATION OF DICE SALES



				RH CANNED SAMPLE TABLE FOR QUALIFYING DICE SALES	ING DICE SALES	5	
	C	CLASS			MIL-S	MIL-STD-883	QUANTITY
SUBGROUP	K/S	٧	н/в	OPERATION	METHOD	CONDITION	(ACCEPT NUMBER)
1	×	X		SEM	2018	N/A	REF. METHOD 2018 FOR S/S
2	×	×	×	ELEMENT ELECTRICAL (WAFER SORT @ 25°C)			100%
3	×	×	×	VISUAL (2nd OP)	2010	А	100%
4	×	×	×	INTERNAL VISUAL (3rd OP)	2010	Α	ASSEMBLED PARTS ONLY
	×	×	_	DIE SHEAR MONITOR	2019		
	×	×	Ш	BOND PULL MONITOR	2011		
5	×	×		STABILIZATION BAKE	1008	С	ASSEMBLED PARTS ONLY
	×	×		TEMPERATURE CYCLE	1010	С	
	×	×		CONSTANT ACCELERATION	2001	Е	
	×	×		FINE LEAK	1014	Α	
	×	×		GROSS LEAK	1014	С	
6	×	×		FIRST ROOM ELECTRICAL - READ & RECORD			45(0)
				(REPLACE ANY ASSEMBLY-RELATED REJECTS)			
	×	×		PRE BURN-IN ELECT. READ & RECORD @ +125°C or +150°C, -55°C			
	×	×		BURN-IN: +125°C/240 hrs. or +150°C/120 hrs.	1015	+ 125% MINIMUM 240 HOURS	
	×	×		POST BURN-IN ELECT. READ & RECORD @ 25°C			
	×	×		POST BURN-IN ELECT. READ & RECORD @ +125°C or +150°C, -55°C			
		×		TOTAL IRRADIATION DOSE	1019	А	
	×	×		PRE OP-LIFE ELECTRICAL @ 25°C READ & RECORD			
	×	×		OPERATING LIFE: +125°C/1000 hrs. or +150°C/500 hrs.	1005	+ 125% MINIMUM	
						1000 HOURS	
	×	×	L	POST OP-LIFE ELECT. (R & R @ 25°C, +125°C OR +150°C, -55°C			
7	×	×	×	WIRE BOND EVALUATION	2011		15(0) OR 25(1) - # of wires
NOTE:	LTC	s no	t qu	is not qualified to process to MIL-PRF-38534. This is an LTC imposed element evaluation that follows	ment evaluatio	n that follows	
	MI-	STD-	883	MIL-STD-883 test methods and conditions. Please note the quantity and accept number from Sample Size Series of	ept number fro	m Sample Size Se	ries of
	5%,	acce	pt o	5%, accept on 0, and note that the actual sample and accept number does not begin until	not begin until	Subgroup 6 OP-LIFE.	FE.
NOTE:	Tests	wit	hin	Tests within Subgroup 5 may be performed in any sequence.			
NOTE:	LTC's	rad	iatic	LTC's radiation tolerance (RH) die has a topside glassivation thickness of 4KA minimum.	\ minimum.		
NOTE:	Sam _l to ac	ple s	izes	Sample sizes on the travelers may be larger than that indicated in the above table; however, the larger sample size is to accommodate extra units for replacement devices in the event of equipment or operator error and for assembly	table; however	r, the larger samp	le size is embly
	relat kept	ed re segr	eject ega	related rejects in Subgroup 6, and for Wire Bond Evaluation, Surgroup 7. The larger sample kept segregated and, if used for qualification, has all the required processing imposed.	larger sample imposed.	size is at all times	

ANALOG DEVICES INC. Page 12 of 12