

REVISION RECORD		
REV	DESCRIPTION	DATE
0	INITIAL RELEASE	06/12/96
A	<ul style="list-style-type: none"> <li>PAGE 2, ADDED PARAGRAPHS 3.2.1, 3.2.2, AND 3.2.3. PARAGRAPH 3.3.b: ADDED “(SEE PARAGRAPH 3.2)”.</li> <li>PAGE 3, ADDED PARAGRAPHS 3.8.1, 3.8.2, AND 3.8.3.</li> <li>PAGE 4, PARAGRAPH 3.12, WAFER LOT ACCEPTANCE, REDEFINED. PARAGRAPH 4.4.2, GROUP B INSPECTION, REDEFINED.</li> <li>PAGE 5, PARAGRAPH 4.4.3, GROUP D INSPECTION, REDEFINED. PARAGRAPH 4.5 SOURCE INSPECTION, REDEFINED.</li> <li>PAGE 6, FIGURE 1, H CASE OUTLINE, ADDED <math>\theta_{ja}</math> AND <math>\theta_{jc}</math>.</li> <li>PAGE 7, FIGURE 2, J CASE OUTLINE, ADDED <math>\theta_{ja}</math> AND <math>\theta_{jc}</math>.</li> <li>PAGE 8, FIGURE 3, W CASE OUTLINE, ADDED <math>\theta_{ja}</math> AND <math>\theta_{jc}</math>.</li> <li>PAGE 9, FIGURE 6, CHANGE PACKAGE TO “FLATPACK, GLASS SEAL”.</li> </ul>	11/25/97
B	<ul style="list-style-type: none"> <li>PAGE 4, AMENDED PARAGRAPHS 4.1 AND 4.1.1 TAKING EXCEPTION TO ANALYSIS OF CATASTROPHIC FAILURES.</li> </ul>	04/08/98
C	<ul style="list-style-type: none"> <li>PAGE 6, 7, 8, FIGURE 1, 2, 3, CHANGED <math>\theta_{ja}</math> AND <math>\theta_{jc}</math>.</li> </ul>	09/24/99
D	<ul style="list-style-type: none"> <li>PAGE 3, PARAGRAPHS 3.2.1, 3.2.2, 3.2.3 HAD FIGURES 1, 2, AND 3 REMOVED.</li> <li>PAGE 4, PARAGRAPH 3.7, CHANGED VERBIAGE FROM “SPECIFIED IN TABLE III” TO “AND AS SPECIFIED IN TABLE III HEREIN”, LINE 2. PARAGRAPH 3.9, ADDED “HEREIN” AFTER “TABLE II”, LINE 2.</li> <li>PAGE 5, PARAGRAPH 4.3, ADDED “HEREIN” AFTER “TABLE III”, LINE 2. PARAGRAPH 4.4.1, ADDED “HEREIN” AFTER “TABLE III”, LINE 2. PARAGRAPH 4.4.2.2, CHANGED VERBIAGE IN LINE 1 FROM “ALL FOOTNOTES OF TABLE 11 OF MIL-STD-883” TO “ALL FOOTNOTES PERTAINING TO TABLE IIA IN MIL-STD-883”.</li> <li>PAGE 6, PARAGRAPH 4.4.3.2, CHANGED VERBIAGE IN LINE 1 FROM “ALL FOOTNOTES OF TABLE IV OF MIL-STD-883” TO “ALL FOOTNOTES PERTAINING TO TABLE IV IN MIL-STD-883”.</li> </ul>	11/19/99
E	<ul style="list-style-type: none"> <li>PAGE 9, CHANGED THETA JA TO <math>\theta_{JA}=170^{\circ}\text{C/W}</math> AND THETA JC TO <math>\theta_{JC}=40^{\circ}\text{C/W}</math> FROM <math>\theta_{JA}=225^{\circ}\text{C/W}</math> AND <math>\theta_{JC}=18^{\circ}\text{C/W}</math> PER PACKAGE ENGINEER.</li> </ul>	08/15/00

**REVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE.**

**CAUTION: ELECTROSTATIC DISCHARGE SENSITIVE PART**

REVISION	PAGE NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
INDEX	REVISION	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K
REVISION	PAGE NO.	18	19															
INDEX	REVISION	K	K															
		ORIG								<p style="text-align: center;"><b>LINEAR TECHNOLOGY CORPORATION</b>  <b>MILPITAS, CALIFORNIA</b></p> <p>TITLE:  <b>MICROCIRCUIT, LINEAR,</b>  <b>RH111, VOLTAGE COMPARATOR</b></p>								
		DSGN																
		ENGR																
		MFG																
		CM																
		QA																
		PROG								SIZE	CAGE CODE	DRAWING NUMBER		REV				
											<b>64155</b>	<b>05-08-5023</b>		<b>K</b>				
APPLICATION	FUNCT	SIGNOFFS			DATE			CONTRACT:										

FOR OFFICIAL USE ONLY

REVISION RECORD		
REV	DESCRIPTION	DATE
F	<ul style="list-style-type: none"> <li>• PAGE 3: PARAGRAPH 3.2.1 ADDED "OPTION 1", PARAGRAPH 3.2.2, ADDED "OPTION 2", PARAGRAPH 3.2.3, ADDED "OPTION 3".</li> <li>• PAGE 4: PARAGRAPH 3.6, TABLE IA CHANGED TO TABLE II. PARAGRAPH 3.7, TABLE III CHANGED TO TABLE IV. PARAGRAPH 3.9, TABLE II CHANGED TO TABLE III. PARAGRAPH 3.10.3, ADDED "DEVICE OPTIONS 1, 2, AND 3" TO LINE 1. PARAGRAPH 3.11.1 WAS CHANGED FROM "...dosage rate of approximately 20 Rads per second" TO "...dosage rate of less than or equal to 10 Rads per second".</li> <li>• PAGE 5: PARAGRAPHS 4.1 THROUGH 4.4.2.1 CHANGES WERE DONE TO CLARIFY GROUP SAMPLING.</li> <li>• PAGE 6: PARAGRAPH 4.4.3 CHANGE WAS DONE TO CLARIFY GROUP SAMPLING. PARAGRAPHS 4.6.2 THROUGH 4.6.4 WERE RE-WRITTEN TO CLARIFY DATA PROVIDED AND DATA AVAILABLE. PARAGRAPH 4.6.10 NOTE, ADDED FURTHER EXPLANATION OF MINIMUM DELIVERED DATA.</li> <li>• PAGES 7 THROUGH 17, ALL FIGURE TITLES CHANGED TO HAVE DEVICE OPTIONS AND PACKAGE TYPES AT TOP OF PAGE, AND HAVE ALL FIGURES AT BOTTOM OF PAGE.</li> <li>• PAGE 8: CASE OUTLINE REVISED. LEAD DIMENSION CHANGED FROM .068 TO 0.065.</li> <li>• PAGE 9: CASE OUTLINE UPDATED TO MIL-STD-1835B.</li> <li>• PAGE 10, MOVED FIGURES TO BETTER FIT THE PAGE.</li> <li>• PAGE 18, TABLES I, II, AND THE PERTAINING NOTES WERE COMBINED ON TO ONE PAGE.</li> <li>• PAGE 19, TABLE II IS NOW TABLE III, TABLE III IS NOW TABLE IV.</li> </ul>	02/11/03
G	<ul style="list-style-type: none"> <li>• PAGE 9: CASE OUTLINE DRAWING CHANGED PIN 1 NOTCH MOVED TO INSIDE LEAD LOCATION.</li> <li>• PAGE 17: TOTAL DOSE BIAS CIRCUIT CORRECTED ON DATASHEET.</li> <li>• PAGE 18: ENTIRE PAGE REVISED. VARIOUS CHANGES TO DATA SHEET.</li> </ul>	05/19/03
H	<ul style="list-style-type: none"> <li>• PAGE 5: CHANGED INITIAL RATE OF RADS TO 240 REDS/SEC.</li> </ul>	03/15/05
J	<ul style="list-style-type: none"> <li>• PAGE 5, CHANGED IN BOTH PARAGRAPHS 4.2, 4.3 IN CONJUNCTION TO 3.3 CHANGED TO 3.4 AND PARAGRAPH 4.3 CHANGED 3.1.1 TO 3.1 AND 3.2.1 TO 3.1.1 PARAGRAPH 3.11.1 CHANGED VERBIAGE.</li> <li>• PAGE 4, PARAGRAPH 3.10.3 CHANGED OPTION 2 &amp; ADDED OPTION 3 AS ALLOY 42.</li> <li>• UPDATED CASE OUTLINES FOR J8 PACKAGE, PAGE 8, AND W10 PACKAGE, PAGE 9.</li> <li>• PAGE 11, 13, 15 STATIC BURN-IN CORRECT 3<sup>RD</sup> VOLTAGE GENERATED ON BOARD TO CALCULATED VALUES.</li> <li>• PAGE 18, CHANGED NOTES 8, 9 ON DATA SHEET.</li> </ul>	04/30/08
K	<ul style="list-style-type: none"> <li>• <b>PAGE 5, PARAGRAPH 4.4.2 CHANGED VERBIAGE.</b></li> <li>• <b>PAGE 9, FIGURE 3 NOTE 2 ADDED TO LEAD THICKNESS.</b></li> </ul>	06/18/08

**1.0 SCOPE:**

- 1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

**2.0 APPLICABLE DOCUMENTS:**

- 2.1 Government Specifications and Standards: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

**SPECIFICATIONS:**

MIL-PRF-38535 Integrated Circuits (Microcircuits) Manufacturing, General Specification for

MIL-STD-883 Test Method and Procedures for Microcircuits

MIL-STD-1835 Microcircuits Case Outlines

- 2.2 Order of Precedence: In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

**3.0 REQUIREMENTS:**

- 3.1 General Description: This specification details the requirements for the RH111 Operational Amplifier, processed to space level manufacturing flow.

- 3.2 Part Number:

**3.2.1 Option 1 – RH111H (TO5 Metal Can, 8 Leads)**

**3.2.2 Option 2 – RH111J8 (Ceramic Dip, 8 Leads)**

**3.2.3 Option 3 – RH111W (Glass Sealed Flatpack, 10 Leads)**

- 3.3 Part Marking Includes:

- a. LTC Logo
- b. LTC Part Number (See Paragraph 3.2)
- c. Date Code
- d. Serial Number
- e. ESD Identifier per MIL-PRF-38535, Appendix A

## 3.4 The Absolute Maximum Ratings:

Supply Voltage (Pin 8 to Pin 4)	36V
Output to Negative Supply (Pin 7 to Pin 4)	35V
Ground to Negative Supply (Pin 1 to Pin 4)	30V
Differential Input Voltage	$\pm 35V$
Voltage at Strobe Pin (Pin 6 to Pin 8)	5V
Input Voltage <u>1/</u>	$\pm 15V$
Output Short Circuit Duration	10 SEC.
Operating Temperature Range <u>2/</u>	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	+300°C

1/ Applicable for  $\pm 15V$  supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is the negative supply.

2/ Tj max. = 150°C

## 3.5 Electrostatic discharge sensitivity, ESDS, shall be Class 1.

3.6 Electrical Performance Characteristics: The electrical performance characteristics shall be as specified in Table I and **Table II**.3.7 Electrical Test Requirements: Screening requirements shall be in accordance with 4.1 herein, MIL-STD-883, Method 5004, and as specified in **Table IV** herein.

## 3.8 Burn-In Requirement:

3.8.1 Option 1 (TO5): Static Burn-In, Figure 7; Dynamic Burn-In, Figure 8

3.8.2 Option 2 (Ceramic Dip): Static Burn-In, Figure 9; Dynamic Burn-In, Figure 10

3.8.3 Option 3 (Glass Sealed Flatpack) : Static Burn-In, Figure 11; Dynamic Burn-In, Figure 12

3.9 Delta Limit Requirement: Delta limit parameters are specified in **Table III** herein, are calculated after each burn-in, and the delta rejects are included in the PDA calculation.

## 3.10 Design, Construction, and Physical Dimensions: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.

3.10.1 Mechanical / Packaging Requirements: Case outlines and dimensions are in accordance with Figure 1, Figure 2, and Figure 3.

3.10.2 Terminal Connections: The terminal connections shall be as specified in Figure 4, Figure 5, and Figure 6.

3.10.3 Lead Material and Finish: The lead material and finish for Device Options 1, shall be Kovar and options 2, 3 are Alloy 42. The lead finishes shall be hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.

## 3.11 Radiation Hardness Assurance (RHA):

- 3.11.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
- 3.11.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
- 3.11.3 Total dose bias circuit is specified in Figure 13.
- 3.12 Wafer Lot Acceptance: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Topside glassivation thickness shall be a minimum of 4KÅ.
- 3.13 Wafer Lot Acceptance Report: SEM is performed per MIL-STD-883, Method 2018 and copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.

#### 4.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)

- 4.1 Quality Assurance Provisions: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. Linear Technology is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
- 4.2 Sampling and Inspection: Sampling and Inspection shall be in accordance with MIL-STD-883, Method 5005 with QML allowed and TRB approved deviations in conjunction with paragraphs 3.1.1, 3.2.1, and 3.4 of the test method.
- 4.3 Screening: Screening requirements shall be in accordance with MIL-STD-883, Method 5004 with QML allowed and TRB approved deviations in conjunction with paragraphs 3.1, 3.1.1, and 3.4 of the test method. Electrical testing shall be as specified in Table IV herein.
  - 4.3.1 Analysis of catastrophic (open/short) failures from burn-in will be conducted only when a lot fails the burn-in or re-burn-in PDA requirements.
- 4.4 Quality Conformance Inspection: Quality conformance inspection shall be in accordance with 4.2 and 4.3 herein and as follows:
  - 4.4.1 Group A Inspection: Group A inspection shall be performed in accordance with 4.1 herein, per MIL-STD-883, Method 5005, and specified in Table IV herein.


4.4.2 Group B Inspection: When purchased, a full Group B is performed on an inspection lot. As a minimum, Subgroups 1-4 plus 6 are performed on every assembly lot, and Subgroup B2 (Resistance to Solvents / Mark Permanency) and Subgroup B3 (Solderability) are performed prior to the first shipment from any inspection lot and Attributes provided when a Full Space Data Pack is ordered. Subgroup B5 (Operating Life) is performed on each wafer lot. This subgroup may or may not be from devices built in the same package style as the current inspection lot. Attributes and variables data for this subgroup will be provided upon request at no charge.

- |         |                            |  |
|---------|----------------------------|--|
| 4.4.2.1 | Group B, Subgroup 2c = 10% | Group B, Subgroup 5 = *5%  |
|         | Group B, Subgroup 3 = 10%  | (*per wafer or inspection lot<br>whichever is the larger quantity) |
|         | Group B, Subgroup 4 = 5%   | Group B, Subgroup 6 = 15%  |

- 4.4.2.2 All footnotes pertaining to Table IIa in MIL-STD-883, Method 5005 apply. The quantity (accept number) of all other subgroups are per MIL-STD-883, Method 5005, Table IIa.
- 4.4.3 Group D Inspection: When purchased, a full Group D is performed on an inspection lot. As a minimum, periodic full Group D sampling is performed on each package family for each assembly location every 26 weeks. A generic Group D Summary is provided when a full Space Data Pack is ordered.
  - 4.4.3.1 Group D, Subgroups 3, 4 and 5 = 15% each (Sample Size Series).
  - 4.4.3.2 All footnotes pertaining to Table IV in MIL-STD-883, Method 5005 apply. The quantity (accept number) or sample number and accept number of all other subgroups are per MIL-STD-883, Method 5005, Table IV.
- 4.5 Source Inspection:
  - 4.5.1 The manufacturer will coordinate Source Inspection at wafer lot acceptance and pre-seal internal visual.
  - 4.5.2 The procuring activity has the right to perform source inspection at the supplier's facility prior to shipment for each lot of deliverables when specified as a customer purchase order line item. This may include wafer lot acceptance and final data review.
- 4.6 Deliverable Data: Deliverable data that will ship with devices when a Space Data Pack is ordered:
  - 4.6.1 Lot Serial Number Sheets identifying all devices accepted through final inspection by serial number.
  - 4.6.2 100% attributes (completed lot specific traveler; includes Group A Summary)
  - 4.6.3 Burn-In Variables Data and Deltas (if applicable)
  - 4.6.4 Group B2, B3, and B5 Attributes (Variables data, if performed on lot shipping)
  - 4.6.5 Generic Group D data (4.4.3 herein)
  - 4.6.6 SEM photographs (3.13 herein)
  - 4.6.7 Wafer Lot Acceptance Report (3.13 herein)
  - 4.6.8 X-Ray Negatives and Radiographic Report
  - 4.6.9 A copy of outside test laboratory radiation report if ordered
  - 4.6.10 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.

Note: Items 4.6.1 and 4.6.10 will be delivered as a minimum, with each shipment. This is noted on the Purchase Order Review Form as "No Charge Data".
- 5.0 Packaging Requirements: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All devices shall be packaged in conductive material or packaged in anti-static material with an external conductive field shielding barrier.

**DEVICE OPTION # 1**  
**(H) TO5 / 8 LEADS CASE OUTLINE**




- NOTE: 1. LEAD DIAMETER IS UNCONTROLLED BETWEEN THE REFERENCE PLANE AND SEATING PLANE.  
 2. FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS 0.016 - 0.024 (0.406 - 0.610)

$\theta_{ja} = +150^{\circ}\text{C/W}$   
 $\theta_{jc} = +40^{\circ}\text{C/W}$

**FIGURE 1**

**DEVICE OPTION # 2**  
**(J8) CERAMIC DIP / 8 LEADS CASE OUTLINE**




$\theta_{ja} = +110^\circ\text{C/W}$   
 $\theta_{jc} = +30^\circ\text{C/W}$

**FIGURE 2**



**DEVICE OPTION # 3**  
**(W10) GLASS SEALED FLATPACK / 10LEADS CASE OUTLINE**




$\theta_{ja} = +170^{\circ}\text{C/W}$   
 $\theta_{jc} = +40^{\circ}\text{C/W}$

**FIGURE 3**


**TERMINAL CONNECTIONS**

**DEVICE OPTION #1, TO5 8 LEAD METAL CAN**




**FIGURE 4**

**DEVICE OPTION #2, 8 LEAD CERAMIC DIP**




**FIGURE 5**

**DEVICE OPTION #3, GLASS SEALED  
10 LEAD FLATPACK**




**FIGURE 6**

**STATIC BURN-IN CIRCUIT  
OPTION 1, TO5 METAL CAN / 8 LEADS**



**NOTES:**

1. Unless otherwise specified, component tolerances shall be per military specification.
2.  $T_j = 164^\circ\text{C}$  maximum at  $T_a = 125^\circ\text{C}$
3.  $T_j = 189^\circ\text{C}$  maximum at  $T_a = 150^\circ\text{C}$
4. Burn-In voltages:  $V_4 = +15\text{V}$  to  $+16.5\text{V}$   
 $V_3 = -15\text{V}$  to  $-16.5\text{V}$   
 $V_1 = +1.9\text{V}$  to  $+2.3\text{V}$  MONITOR ONLY




**TOP VIEW**

**PACKAGE**



**FIGURE 7**

**DYNAMIC BURN-IN CIRCUIT  
OPTION 1, TO5 METAL CAN / 8 LEADS**




**NOTES:**

1. Unless otherwise specified, component tolerances shall be per military specification.
2.  $T_j = 158\text{ }^\circ\text{C}$  maximum.
3.  $T_a = 125\text{ }^\circ\text{C}$ .
4. Burn-in Voltages:  $V_4 = +15\text{V to } +16.5\text{V}$   
 $V_3 = -15\text{V to } -16.5\text{V}$




**FIGURE 8**

**STATIC BURN-IN CIRCUIT  
OPTION #2, CERDIP / 8 LEADS**




**NOTES:**

1. Unless otherwise specified, component tolerances shall be per military specification.
- 2a.  $T_j = 157^\circ\text{C}$  maximum at  $T_a = 125^\circ\text{C}$ .
- 2b.  $T_j = 176^\circ\text{C}$  maximum at  $T_a = 150^\circ\text{C}$ .
3. Burn-in Voltages:  $Y4 = +15\text{V}$  to  $+16.5\text{V}$   
 $Y3 = -15\text{V}$  to  $-16.5\text{V}$   
 $V1 = +1.9\text{V}$  to  $+2.3\text{V}$  MONITOR ONLY




**FIGURE 9**

**DYNAMIC BURN-IN CIRCUIT  
OPTION 2, CERDIP / 8 LEADS**




**NOTES:**

1. Unless otherwise specified, component tolerances shall be per military specification.
2.  $T_j = 155\text{ }^\circ\text{C}$  maximum.
3.  $T_a = 125\text{ }^\circ\text{C}$ .
4. Burn-in Voltages:  $Y4 = +15\text{V to } +16.5\text{V}$   
 $Y3 = -15\text{V to } -16.5\text{V}$
5. CH. 5 = Square wave,




Frequency, 900hz (1.11ms) to 1100hz (909µs)




**FIGURE 10**

**STATIC BURN-IN CIRCUIT  
OPTION 3, GLASS SEALED FLATPACK / 10 LEAD**



**NOTES:**

1. Unless otherwise specified, component tolerances shall be per military specification.
- 2a.  $T_j = 171\text{ }^\circ\text{C}$  maximum at  $T_a = 125\text{ }^\circ\text{C}$ .
- 2b.  $T_j = 196\text{ }^\circ\text{C}$  maximum at  $T_a = 150\text{ }^\circ\text{C}$ .
3. Burn-in Voltages:  $Y4 = +15\text{V}$  to  $+16.5\text{V}$   
 $Y3 = -15\text{V}$  to  $-16.5\text{V}$   
 $V1 = +1.9\text{V}$  to  $+2.3\text{V}$  MONITOR ONLY




- |        |               |
|--------|---------------|
| 1. GND | 6. BAL        |
| 2. +IN | 7. BAL/STROBE |
| 3. -IN | 8. N/C        |
| 4. N/C | 9. OUTPUT     |
| 5. V-  | 10. V+        |

PACKAGE



**FIGURE 11**

**DYNAMIC BURN-IN CIRCUIT  
OPTION 3, GLASS SEALED FLATPACK / 10 LEAD**



**NOTES:**

1. Unless otherwise specified, component tolerances shall be per military specification.
2.  $T_j = 171\text{ }^\circ\text{C}$  maximum.
3.  $T_a = 125\text{ }^\circ\text{C}$ .
4. Burn-in Voltages:  $V_4 = +15\text{V to } +16.5\text{V}$   
 $V_3 = -15\text{V to } -16.5\text{V}$




PACKAGE

**FIGURE 12**



**TOTAL DOSE BIAS CIRCUIT**



**FIGURE 13**

**TABLE I: ELECTRICAL CHARACTERISTICS (PRE-IRRADIATION) NOTE 9**

SYMBOL	PARAMETER	CONDITIONS	NOTES	$T_A = 25^\circ\text{C}$			SUB-GROUP	$-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$			SUB-GROUP	UNITS
				MIN	TYP	MAX		MIN	TYP	MAX		
$V_{OS}$	Input Offset Voltage	$R_S \leq 50k$	3,4		3.0		1		4.0		2,3	mV
$I_{OS}$	Input Offset Current		3,4		10		1		20		2,3	nA
$I_B$	Input Bias Current		3		100		1		150		2,3	nA
$A_{VOL}$	Large-Signal Voltage Gain		7	40			4					V/mV
	Input Voltage Range	$V_S = \pm 15V, V_{PIN7} \leq 5V$		-14.5	13.0		1	-14.5	13.0		2,3	V
$t_D$	Response Time		5	200								ns
$V_{OL}$	Output Saturation Voltage	$V_{IN}^- \leq 5mV, I_{OUT} = 50mA, V^+ \geq 4.5V, V^- = 0V$			1.5		1					V
		$V_{IN}^- \leq 6mV, I_{OUT} \leq 8mA$			0.4		1		0.4		2,3	V
	Output Leakage Current	$V_{IN}^+ \geq 5mV, I_{STROBE} = 3mA, V_{OUT} = 20V, V_{GND} = -15V$			10		1		500		2,3	nA
	Positive Supply Current				6.0		1					mA
	Negative Supply Current				5.0		1					mA
	Strobe Current	Minimum to Ensure Output Transistor Is Turned Off	6	3								mA
	Input Capacitance			6								pF

**TABLE II: ELECTRICAL CHARACTERISTICS (POST-IRRADIATION) NOTE 9**

SYMBOL	PARAMETER	CONDITIONS	NOTES	10KRAD(Si)		20KRAD(Si)		50KRAD(Si)		100KRAD(Si)		200KRAD(Si)		UNITS
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$V_{OS}$	Input Offset Voltage	$R_S \leq 50k$			3.0		3.0		3.0		3.0		4.0	mV
$I_{OS}$	Input Offset Current				10		10		10		25		50	nA
$I_B$	Input Bias Current				100		150		200		300		400	nA
$A_{VOL}$	Large-Signal Voltage Gain		7	40		40		40		40		25		V/mV
	Input Voltage Range	$V_S = \pm 15V, V_{PIN7} \leq 5V$		-14.5	13.0	-14.5	13.0	-14.5	13.0	-14.5	13.0	-14.5	13.0	V
$V_{OL}$	Output Saturation Voltage	$V_{IN}^- \leq 5mV, I_{OUT} = 50mA, V^+ \geq 4.5V, V^- = 0V$			1.5		1.5		1.5		1.5		1.5	V
		$V_{IN}^- \leq 6mV, I_{OUT} \leq 8mA$			0.4		0.4		0.4		0.4		0.4	V
	Output Leakage Current	$V_{IN}^+ \geq 5mV, I_{STROBE} = 3mA, V_{OUT} = 20V, V_{GND} = -15V$			10		10		100		100		100	nA
	Positive Supply Current				6.0		6.0		6.0		6.0		6.0	mA
	Negative Supply Current				5.0		5.0		5.0		5.0		5.0	mA
	Strobe Current	Minimum to Ensure Output Transistor Is Turned Off	6	3 (Typ)		3 (Typ)		3 (Typ)		3 (Typ)		3 (Typ)		mA
	Input Capacitance			6 (Typ)		6 (Typ)		6 (Typ)		6 (Typ)		6 (Typ)		pF

**Note 1:** Applicable for  $\pm 15V$  supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is the negative supply.

**Note 2:**  $T_{JMAX} = 150^\circ\text{C}$

**Note 3:** Offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V up to  $\pm 15V$  supplies.

**Note 4:** Offset voltage and offset currents shown are the maximum values required to drive the output within a volt of either supply with a 1mA load. These parameters define an error band and take into account the worst-case effects of voltage gain and input impedance.

**Note 5:** Response time is specified for a 100mV input step with 5mV overdrive with the collector output terminated with a 500 $\Omega$  pull-up resistor tied to 5V.

**Note 6:** Do not short the Strobe pin to ground. It should be current driven at 3mA to 5mA for the shortest strobe time. Currents as low as 500 $\mu\text{A}$  will strobe the RH111 if speed is not important. External leakage on the Strobe pin in excess of 0.2 $\mu\text{A}$  when the strobe is "off" can cause offset voltage shifts.

**Note 7:**  $R_L = 1k\Omega, -10V \leq V_{OUT} \leq 14.5V$

**Note 8:**  $V_{GND} = 0V$ .

**Note 9:**  $V_S = \pm 15V, V_{CM} = 0V, V_{GND} = V^-, T_A = 25^\circ\text{C}$ , unless otherwise noted.

**TABLE III: POST BURN-IN ENDPOINTS AND DELTA LIMIT REQUIREMENTS**

$$T_A = 25^\circ\text{C}$$

PARAMETER	ENDPOINT LIMIT		DELTA		UNITS
	MIN	MAX	MIN	MAX	
$V_{OS}$	-3.0	3.0	-0.5	0.5	mV
$+I_{IB}$	+1.0	+100	-12.5	12.5	nA
$-I_{IB}$	+1.0	+100	-12.5	12.5	nA

**TABLE IV: ELECTRICAL TEST REQUIREMENTS**

MIL-STD-883 TEST REQUIREMENTS	SUBGROUP
FINAL ELECTRICAL TEST REQUIREMENTS (METHOD 5004)	1*, 2, 3, 4, 5, 6
GROUP A TEST REQUIREMENTS (METHOD 5005)	1, 2, 3, 4, 5, 6
GROUP B AND D FOR CLASS S ENDPOINT ELECTRICAL PARAMETERS (METHOD 5005)	1, 2, 3

\*PDA APPLIES TO SUBGROUP 1.

PDA TEST NOTE: The PDA is specified as 5% based on failures from Group A, Subgroup 1, tests after cooldown as the final electrical test in accordance with method 5004 of MIL-STD-883. The verified failures of Group A, Subgroup 1 and delta rejects after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent for the lot.