Sample behavioral waveforms for design file plld.vhd

The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design plld.vhd. The design plld.vhd has Cyclone II PLL_TYPE pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 41666 ps.