

DSP Development Board



Stratix II RoHS Edition

Rev 03

Revision History		
Date	Change Description	Rev
10/21/03	Started design	01
2/5/04	Sent out schematic for first design review	01
7/30/04	Started Rev02 changed per document Maine_board_bringup.doc	02
7/30/05	Rev03 is the RoHS version of the board. the only other changes is the clock circuitry got several more bypass caps and the VREF signals were pulled high in accordance with stuffing the 2S180 chip on the board	03


<Core Design>

Altera Corp		
110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title Stratix II DSP Board		
Size A	Document Number P06-10217R	Rev 03
Date:	Thursday, April 06, 2006	Sheet 1 of 1







<Core Design>

Altera Corp 110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title: Stratix II DSP Board		
Size B	Document Number P06-10217R	Rev 03
Date:	Thursday, April 06, 2006	Sheet 1 of 1



<Core Design>

Altera Corp		
110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title: Stratix II DSP Board		
Size: B	Document Number: P06-10217R	Rev: 03
Date: Thursday, April 06, 2006	Sheet: 1	of 1





<Core Design>

Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title: Stratix II DSP Board

Size B	Document Number P06-10217R	Rev 03
--------	----------------------------	--------

Date: Thursday, April 06, 2006 Sheet 1 of 1




<Core Design>

Altera Corp
 110 cooper Street, Suite 201, Santa Cruz, CA 95060


Title: **Stratix II DSP Board**

Size	Document Number	Rev
B	P06-10217R	03

Date: Thursday, April 06, 2006 Sheet 1 of 1



EP2S60F1020C3
EP2S180F1020C3



<Core Design>


Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title: **Stratix II DSP Board**



Size B	Document Number P06-10217R	Rev 03
--------	----------------------------	--------

Date: **Thursday, April 06, 2006** Sheet **1** of **1**

PLD Bank 4



G14 is not pulled high because the work to correct it on this revision was too intensive. All the VREF pins per bank are shorted internal to the chip so this pin is still pulled high through the other VREF pins.




EP2S60F1020C3
EP2S180F1020C3

<Core Design>

Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title		
Stratix II DSP Board		
Size	Document Number	Rev
B	P06-10217R	03
Date:	Thursday, April 06, 2006	Sheet 1 of 1

PLD Bank 3



connections:

pin#	jtag
1	TCK
2	GND
3	TDO
4	Vcc
5	TMS
6	Vccio
7	(NC)
8	(NC)
9	TDI
10	GND

F25 is not pulled high because the work to correct it on this revision was too intensive. All the VREF pins per bank are shorted internal to the chip so this pin is still pulled high through the other VREF pins.

<Core Design>

Altera Corp
 110 cooper Street, Suite 201, Santa Cruz, CA 95060


Title: **Stratix II DSP Board**

Size	Document Number	Rev
B	P06-10217R	03


Date: **Thursday, April 06, 2006** Sheet **1** of **1**

- evm A[21:2]
- evm D[31:0]
- evm BE_n[3:0]
- pld_PGM[2:0]
- pld_CONFIG_D[7:0]

PLD Bank 2



EP2S60F1020C3
EP2S180F1020C3





<Core Design>

Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title: Stratix II DSP Board

Size	Document Number	Rev
B	P06-10217R	03

Date: Thursday, April 06, 2006 Sheet 1 of 1




<Core Design>


Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title		
Stratix II DSP Board		
Size	Document Number	Rev
B	P06-10217R	03
Date:	Thursday, April 06, 2006	Sheet 1 of 1

Mictor Connector








MICTOR124:01



<Core Design>


Altera Corp		
110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title Stratix II DSP Board		
Size A	Document Number P06-10217R	Rev 03
Date:	Thursday, April 06, 2006	Sheet 1 of 1

DAC Clock Jumper



<Core Design>


Altera Corp 110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title Stratix II DSP Board		
Size A	Document Number P06-10217R	Rev 03
Date: Thursday, April 06, 2006		
Sheet 1 of 1		1



<Core Design>

Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060





Title		
Stratix II DSP Board		
Size	Document Number	Rev
B	P06-10217R	03
Date:	Thursday, April 06, 2006	Sheet 1 of 1




<Core Design>

Altera Corp
 110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title			Stratix II DSP Board		
Size	Document Number				Rev
B	P06-10217R				03
Date:	Thursday, April 06, 2006	Sheet	1	of	1



proto5 IO[40:0]



<Core Design>


Altera Corp
 110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title: Stratix II DSP Board

Size: A	Document Number: P06-10217R	Rev: 03
---------	-----------------------------	---------

Date: Thursday, April 06, 2006 Sheet 1 of 1


Compact Flash Socket



CON1		CF_Header	
1	Vss	26	CD1#
2	DO3	27	D11
3	DO4	28	D12
4	DO5	29	D13
5	DO6	30	D14
6	DO7	31	D15
7	CS0#	32	CS1#
8	A10	33	VS1#
9	ATA_SEL#	34	IORD#
10	AO9	35	IOWR#
11	AO8	36	WE#
12	AO7	37	INTRQ
13	Vcc	38	Vcc
14	AO6	39	CSEL#
15	AO5	40	VS2#
16	AO4	41	RESET#
17	AO3	42	IORDY
18	AO2	43	INPACK#
19	AO1	44	REG#
20	AO0	45	DASP#
21	DO0	46	PDIAG#
22	DO1	47	DO8
23	DO2	48	DO9
24	IOCS16#	49	D10
25	CD2#	50	Vss

F1
Compact Flash Card


compact_flash_DSP2S60











<Core Design>

Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title Stratix II DSP Board		
Size A	Document Number P06-10217R	Rev 03
Date: Thursday, April 06, 2006	Sheet 1	of 1










Protol Buffers




<Core Design>

Altera Corp		
110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title Stratix II DSP Board		
Size A	Document Number P06-10217R	Rev 03
Date:	Thursday, April 06, 2006	Sheet 1 of 1



R155 and R157 are stuff options for the IDE determining whether IDE_INTRQ gets a pull down or pull up. R155 should be a nostuff for production.




<Core Design>

Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060



Title: Stratix II DSP Board

Size: A	Document Number: P06-10217R	Rev: 03
---------	-----------------------------	---------


Date: Thursday, April 06, 2006 Sheet 1 of 1



3.00"
apart







These connectors reference the TI 6416 board



<Core Design>

Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060





Title		
Stratix II DSP Board		
Size	Document Number	Rev
B	P06-10217R	03
Date:	Thursday, April 06, 2006	Sheet 1 of 1






<Core Design>

Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060



Title			Stratix II DSP Board		
Size	Document Number				Rev
B	P06-10217R				03
Date:	Thursday, April 06, 2006		Sheet	1 of 1	



Configuration PLD








pld_BOOTSEL determines whether to force a boot from the default boot sector, or the user-programmed boot sector.



<Core Design>
Altera Corp
 110 cooper Street, Suite 201, Santa Cruz, CA 95060
 Title: Straits II DSP Board
 Size C: Document Number P06-10217R
 Date: Thursday, April 06, 2006 Sheet 1 of 1

Proto2 Headers



<Core Design>

Altera Corp		
110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title Stratix II DSP Board		
Size A	Document Number P06-10217R	Rev 03
Date:	Thursday, April 06, 2006	Sheet 1 of 1

5

4

3

2

1

D

D

C

C

B

B

A

A


5

4

3

2

1



R172 and R174 are
stuff options for
the IDE
determining
whether IDE_INTRQ
gets a pull down
or pull up. R172
should be a
nostuff for
production.



<Core Design>

Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060





Title: **Stratix II DSP Board**

Size: **A** | Document Number: **P06-10217R** | Rev: **03**

Date: **Thursday, April 06, 2006** | Sheet: **1** of **1**



<Core Design>		
Altera Corp		
110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title		
Stratix II DSP Board		
Size	Document Number	Rev
B	P06-10217R	03
Date:	Thursday, April 06, 2006	Sheet 1 of 1



One bank of 256K x 32 SRAM (two 256K x 16 parts in parallel) = 1Mbyte of SRAM

<Core Design>















Altera Corp
 110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title: Stratix II DSP Board

Size A	Document Number P06-10217R	Rev 03
--------	----------------------------	--------


Date: Thursday, April 06, 2006 Sheet 1 of 1

Reset and Test headers





<Core Design>

Altera Corp		
110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title Stratix II DSP Board		
Size A	Document Number P06-10217R	Rev 03
Date:	Thursday, April 06, 2006	Sheet 1 of 1



NOSTUFF L28 and replace with a copper wire




Note jumpers should always be installed to connect AGND to DGND unless and external GND source is being used.

<Core Design>

Altera Corp
 110 cooper Street, Suite 201, Santa Cruz, CA 95060



Title		Stratix II DSP Board	
Size	Document Number	Rev	
B	P06-10217R	1	03
Date:	Thursday, April 06, 2006	Sheet	1 of 1



<Core Design>

Altera Corp
 110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title		
Stratix II DSP Board		
Size	Document Number	Rev
B	P06-10217R	03
Date:	Thursday, April 06, 2006	Sheet 1 of 1



Flash chip is 16M x 8 for 16Mbytes of flash

<Core Design>

Altera Corp

110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title
Stratix II DSP Board


Size Document Number
CustomP06-10217R

Rev
03

Date: Thursday, April 06, 2006

Sheet 1 of 1

1





<Core Design>

Altera Corp		
110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title		
Stratix II DSP Board		
Size	Document Number	Rev
A	P06-10217R	03
Date:	Thursday, April 06, 2006	Sheet 1 of 1

ADI Connector

adi_D[33:0]



<Core Design>

Altera Corp

110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title

Stratix II DSP Board

Size

Document Number
P06-10217R



Rev

03

Date: Thursday, April 06, 2006

Sheet 1 of 1


Serial Ports



<Core Design>

Altera Corp 110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title: Stratix II DSP Board		
Size: B	Document Number: P06-10217R	Rev: 03
Date: Thursday, April 06, 2006	Sheet: 1	of 1


ADC Clock Selection



Clock buffer must be connected to the same VCC that the IO for the ADC is using.

<Core Design>


Altera Corp		
110 cooper Street, Suite 201, Santa Cruz, CA 95060		
Title Stratix II DSP Board		
Size A	Document Number P06-10217R	Rev 03
Date:	Thursday, April 06, 2006	Sheet 1 of 1



<Core Design>

Altera Corp
110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title		
Stratix II DSP Board		
Size	Document Number	Rev
B	P06-10217R	03
Date:	Thursday, April 06, 2006	Sheet 1 of 1



<Core Design>

Altera Corp
 110 cooper Street, Suite 201, Santa Cruz, CA 95060

Title		
Stratix II DSP Board		
Size	Document Number	Rev
B	P06-10217R	03
Date:	Thursday, April 06, 2006	Sheet 1 of 1