



**NOTES:**

1. Altera Stratix Schematic Symbol Breakdown:
  - (a) Bank1 - GENERAL PURPOSE I/O
  - (b) Bank2 - GENERAL PURPOSE I/O
  - (c) Bank3 - RLDRAM-II SIO DEVICE
  - (d) Bank4 - RLDRAM-II CIO DEVICES
  - (e) Bank5 - DDR-I DEVICES
  - (f) Bank6 - DDR-I DEVICES
  - (g) Bank7 - DDR-I DIMM
  - (h) Bank8 - DDR-I DIMM
  - (i) Configuration/GPIO
  - (j) Clocks/GPIO
  - (k) VCCINT/GND
  - (l) VCCIO/GND

# Stratix Memory Board Block Diagram



Copyright (c) 2003, Altera Corporation. All Rights Reserved.

REV	DATE	PAGES	DESCRIPTION
A-1	04/13/2004	3,6,7,8,12,14,25,26,27, and 28	Added changes for RLDRAM, Power, Configuration, MAX, LEDs, and Santa Cruz.

PAGE	DESCRIPTION
1	TITLE, NOTES, REVISION HISTORY
2	IO BANK DIAGRAM
3	MAIN POWER SOURCE
4	STRATIX PLL AND POWER
5	STRATIX DECOUPLING
6	CPLD and CONFIGURATION
7	CLOCK CIRCUITRY
8	STRATIX BANK 3, 4
9	RLDRAM II SIO
10	RLDRAM II SIO TERMINATIONS
11	RLDRAM II CIO 1
12	RLDRAM II CIO 1 TERMINATIONS
13	RLDRAM II CIO 2
14	RLDRAM II CIO 2 TERMINATIONS
15	STRATIX BANK 1, 2
16	DDR I SDRAM PAGE 1
17	DDR I SDRAM TERM PAGE 1 (SHARED)
18	DDR I SDRAM A AND B TERMINATIONS
19	DDR I SDRAM PAGE 2
20	DDR I SDRAM C AND D TERMINATIONS
21	STRATIX BANK 7, 8
22	DDR I SDRAM DIMM
23	DDR I SDRAM DIMM TERM PAGE 1
24	DDR I SDRAM DIMM TERM PAGE 2
25	STRATIX BANK 5, 6
26	DEBUG PROTO HEADERS
27	10/100 ETHERNET
28	SEVEN SEGMENT DISPLAYS AND LEDS
29	PUSH BUTTONS / DIP SWITCHES
30	RS-232
31	SRAM and FLASH




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title: <b>Stratix Memory Demo Board I</b>		
Size: <b>B</b>	Document Number: <b>150-0310111-01</b>	Rev: <b>A-1</b>
Date: <b>Tuesday, April 13, 2004</b>	Sheet <b>1</b> of <b>31</b>	

# Stratix Memory Board IO Bank Diagram

## Stratix F1020 Package Top View




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title  
**Stratix Memory Demo Board I**

Size B	Document Number 150-0310111-01	Rev A-1
-----------	-----------------------------------	------------

Date: Tuesday, April 13, 2004 Sheet 2 of 31

# Main Power Source



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121


Title: **Stratix Memory Demo Board I**

Size C Document Number: **150-0310111-01** Rev **A-1**

Date: **Tuesday, April 13, 2004** Sheet **3** of **31**














# Stratix PLL & Power



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix Memory Demo Board I</b>			
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>	
Date: Tuesday, April 13, 2004	Sheet 4	of 31	

# Stratix Decoupling Capacitors

STRATIX VCCINT















NOTE: PLACE ALL CAPACITORS ON THIS PAGE AS CLOSE AS POSSIBLE TO THE PINS OF THE STRATIX DEVICE.

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title		
<b>Stratix Memory Demo Board I</b>		
Size	Document Number	Rev
B	150-0310111-01	A-1
Date:	Tuesday, April 13, 2004	Sheet 5 of 31




# CPLD and Configuration



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: <b>Stratix Memory Demo Board I</b>		
Size: <b>B</b>	Document Number: <b>150-0310111-01</b>	Rev: <b>A-1</b>
Date: <b>Tuesday, April 13, 2004</b>	Sheet: <b>6</b>	of <b>31</b>

# Clock Circuitry



Copyright (c) 2003, Altera Corporation. All Rights Reserved.




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: <b>Stratix Memory Demo Board I</b>		
Size: <b>B</b>	Document Number: <b>150-0310111-01</b>	Rev: <b>A-1</b>
Date: <b>Tuesday, April 13, 2004</b>	Sheet: <b>7</b>	of <b>31</b>




# Stratix Bank 3, Bank 4


## Bank 3 (1.5V/1.8V HSTL CLASS I)




## Bank 4 (1.5V/1.8V HSTL CLASS I)



### RLDS INTERFACE



### RLDC INTERFACES




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title		
<b>Stratix Memory Demo Board I</b>		
Size	Document Number	Rev
B	150-0310111-01	A-1
Date:	Tuesday, April 13, 2004	Sheet 8 of 31



# RLDRAM II SIO






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 9	of 31

# RLDRAM II SIO Terminations

PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX DEVICE

PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE RLDRAM II SIO



- RLDS\_QK\_P[1..0] <--> RLDS\_QK\_P[1..0] 8,9
- RLDS\_BA[2..0] <--> RLDS\_BA[2..0] 8,9
- RLDS\_A[22..0] <--> RLDS\_A[22..0] 4,8,9
- RLDS\_D[17..0] <--> RLDS\_D[17..0] 8,9
- RLDS\_Q[17..0] <--> RLDS\_Q[17..0] 8,9
- RLDS\_QK\_N[1..0] <--> RLDS\_QK\_N[1..0] 8,9
- RLDS\_CSn <--> RLDS\_CSn 8,9
- RLDS\_WEn <--> RLDS\_WEn 8,9
- RLDS\_REFn <--> RLDS\_REFn 8,9
- RLDS\_DM <--> RLDS\_DM 8,9
- RLDS\_QVLD <--> RLDS\_QVLD 8,9




Copyright (c) 2003 Altera Corporation. All Rights Reserved.




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 10	of 31

# RLDRAM II CIO 1


PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM




PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM




BYPASS CAPS FOR RLDRAM II CIO




BYPASS CAPS FOR RLDRAM II CIO



BYPASS CAPS FOR RLDRAM II CIO





BYPASS CAPS FOR RLDRAM II CIO



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: <b>Stratix Memory Demo Board I</b>		
Size: <b>B</b>	Document Number: <b>150-0310111-01</b>	Rev: <b>A-1</b>
Date: <b>Tuesday, April 13, 2004</b>	Sheet: <b>11</b>	of <b>31</b>



# RLDRAM II CIO 1 Terminations



RLDC_WRITE_En	RLDC_WRITE_En	11,13	RLDC_ADR[22..0]	RLDC_ADR[22..0]	11,13
RLDC_REF_IIn	RLDC_REF_IIn	11,13	RLDC_BANK[2..0]	RLDC_BANK[2..0]	11,13
RLDC_CSn	RLDC_CSn	8,11	RLDC_BA[2..0]	RLDC_BA[2..0]	8
RLDC_WEn	RLDC_WEn	8	RLDC_A[22..0]	RLDC_A[22..0]	4,8
RLDC_REFn	RLDC_REFn	8	RLDC_DQ[15..0]	RLDC_DQ[15..0]	8,11
RLDC_DM	RLDC_DM	8,11	RLDC_QK_P[1..0]	RLDC_QK_P[1..0]	8,11
RLDC_QVLD	RLDC_QVLD	8,11	RLDC_QK_N[1..0]	RLDC_QK_N[1..0]	11




Copyright (c) 2003 Altera Corporation. All Rights Reserved.

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 12	of 31

# RLDRAM II CIO 2

PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM

RLDC2_CK_P	R61	56.2
RLDC2_CK_N	R62	56.2
RLDC2_DK_P	R378	56.2
RLDC2_DK_N	R379	56.2




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix Memory Demo Board I</b>			
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>	
Date: Tuesday, April 13, 2004	Sheet 13	of 31	




# RLDRAM II CIO 2 Terminations

PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX DEVICE




NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF

NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51 OR 51.1 OHM PULL UP RESISTOR.




PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE RLD RAM II CIO 2



NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF

NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51 OR 51.1 OHM PULL UP RESISTOR.




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 14	of 31


# Stratix Bank 1, Bank 2

**Bank 1**  
(2.5V SSTL-2/2.5V LVCMOS)


**Bank 2**  
(2.5V SSTL-2/2.5V LVCMOS)




**DDR DEVICES INTERFACES**




**DDRA INTERFACE**




**DDRB INTERFACE**



**DDRC INTERFACE**



**DDRD INTERFACE**






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 15	of 31




# DDR I SDRAM Page 1


Place this resistor as close to the DDR as possible




## DDR I SDRAM SHARED SIGNALS INTERFACE



## DDRA INTERFACE




## DDRB INTERFACE




SSTL2

## BYPASS CAPS FOR DDR-I





Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 16	of 31

# DDR I SDRAM Terminations, Page 1 (Shared Signals Between All DDR SDRAMs)



NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF


NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51.1 OHM FULL UP RESISTOR.



## STRATIX SIGNALS




## DDR I SDRAM SHARED SIGNALS







Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 17	of 31

# DDR I SDRAM A & B Terminations, Page 2



NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF  
 NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51 OR 51.1 OHM PULL UP RESISTOR.





Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title: **Stratix Memory Demo Board I**


Size: B Document Number: 150-0310111-01 Rev: A-1

Date: Tuesday, April 13, 2004 Sheet 18 of 31


# DDR I SDRAM Page 2




## DDR I SDRAM SHARED SIGNALS INTERFACE



## DDRC INTERFACE




## DDR D INTERFACE






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 19	of 31

# DDR I SDRAM C & D Terminations, Page 3



NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51 OR 51.1 OHM PULL UP RESISTOR.


Copyright (c) 2003 Altera Corporation. All Rights Reserved.





Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 20	of 31

# Stratix Bank 7, Bank 8

**Bank 7**  
(2.5V SSTL-2 / 2.5V LVCMOS)




**Bank 8**  
(2.5V SSTL-2 / 2.5V LVCMOS)







Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title		
<b>Stratix Memory Demo Board I</b>		
Size	Document Number	Rev
B	150-0310111-01	A-1
Date:	Tuesday, April 13, 2004	Sheet 21 of 31





# DDR I SDRAM DIMM



MT9VDDT3272AG\_DIMM



The DDR DIMM SOCKET IS FOR MICRON'S DIMM MODULE (MT8VDDT3264G-40B)








Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 22	of 31




# DDR I SDRAM DIMM Terminations Page 1

PLACE THESE COMPONENTS AS CLOSE AS POSSIBLE TO THE DDR DIMM




NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF  
NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 56 OR 56.2 OHM PULL UP RESISTOR.



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 23	of 31


# DDR I SDRAM DIMM Terminations Page 2




NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF

NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 56.2 OHM PULL UP RESISTOR.


PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX DEVICE




PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE DDR DIMM



## STRATIX INTERFACE



## DDR I SDRAM DIMM INTERFACE



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 24	of 31

# Stratix Bank 5, Bank 6

## BANK 5 (3.3V LVTTL)

U20E		U20F	
F5E A0	F5	DIFFIO_RX45n	DIFFIO_TX45n
F5E A1	F4	DIFFIO_RX45p	DIFFIO_TX45p
F5E A2	E2	DIFFIO_RX46p	DIFFIO_TX46p
F5E A3	E1	DIFFIO_RX46p	DIFFIO_TX46p
F5E A4	F3	DIFFIO_RX47n	DIFFIO_TX47n
F5E A5	F4	DIFFIO_RX47p	DIFFIO_TX47p
F5E A6	G3	DIFFIO_RX48n	DIFFIO_TX48n
F5E A7	G4	DIFFIO_RX48n	DIFFIO_TX48n
F5E A8	F1	DIFFIO_RX48p	DIFFIO_TX48p
F5E A9	F2	DIFFIO_RX48p	DIFFIO_TX48p
F5E A10	H3	DIFFIO_RX50n	DIFFIO_TX50n
F5E A11	H4	DIFFIO_RX50p	DIFFIO_TX50p
F5E A12	G1	DIFFIO_RX51n	DIFFIO_TX51n
F5E A13	G2	DIFFIO_RX51p	DIFFIO_TX51p
F5E A14	H1	DIFFIO_RX52n	DIFFIO_TX52n
F5E A15	H2	DIFFIO_RX52p	DIFFIO_TX52p
F5E A16	J3	DIFFIO_RX53n	DIFFIO_TX53n
F5E A17	J4	DIFFIO_RX53p	DIFFIO_TX53p
F5E A18	K4	DIFFIO_RX54n	DIFFIO_TX54n
F5E A19	K3	DIFFIO_RX54p	DIFFIO_TX54p
F5E A20	J2	DIFFIO_RX55n	DIFFIO_TX55n
F5E A21	J1	DIFFIO_RX55p	DIFFIO_TX55p
F5E A22	L1	DIFFIO_RX56n	DIFFIO_TX56n
F5E A23	K2	DIFFIO_RX56p	DIFFIO_TX56p
F5E A24	M4	DIFFIO_RX57n/RDN5	DIFFIO_TX57n
F5E A25	M5	DIFFIO_RX57p/RUP5	DIFFIO_TX57p
F5E A26	L2	DIFFIO_RX58n	DIFFIO_TX58n
FLASH RESETn	L3	DIFFIO_RX58p	DIFFIO_TX58p
FLASH CE <sub>n</sub>	M2	DIFFIO_RX59n	DIFFIO_TX59n
FLASH OE <sub>n</sub>	M3	DIFFIO_RX59p	DIFFIO_TX59p
FLASH WE <sub>n</sub>	N3	DIFFIO_RX60n	DIFFIO_TX60n
FLASH RDY BSYn	N1	DIFFIO_RX61n	DIFFIO_TX61n
SRAM BE <sub>n0</sub>	N2	DIFFIO_RX61p	DIFFIO_TX61p
SRAM BE <sub>n1</sub>	P3	DIFFIO_RX62n	DIFFIO_TX62n
SRAM BE <sub>n2</sub>	P4	DIFFIO_RX62p	DIFFIO_TX62p
SRAM BE <sub>n3</sub>	P1	DIFFIO_RX63n	DIFFIO_TX63n
SRAM CS <sub>n</sub>	P2	DIFFIO_RX63p	DIFFIO_TX63p
SRAM OE <sub>n</sub>	R3	DIFFIO_RX64n	DIFFIO_TX64n
SRAM WE <sub>n</sub>	R4	DIFFIO_RX64p	DIFFIO_TX64p
ENET SRDYn	R1	DIFFIO_RX65n	DIFFIO_TX65n
ENET VLBSUn	R2	DIFFIO_RX65p	DIFFIO_TX65p
S_OVERTEMPn	T2	DIFFIO_RX66n	DIFFIO_TX66n
S_ALERTn	T1	DIFFIO_RX66p	DIFFIO_TX66p

EP1S40F1020

## BANK 6 (3.3V LVTTL)

U20F		U20F	
PROTO1_I039	U5	DIFFIO_RX67n	DIFFIO_TX67n
PROTO1_I038	U6	DIFFIO_RX67p	DIFFIO_TX67p
PROTO1_I037	V2	DIFFIO_RX68n	DIFFIO_TX68n
PROTO1_I036	V1	DIFFIO_RX68p	DIFFIO_TX68p
PROTO1_I035	V4	DIFFIO_RX69n	DIFFIO_TX69n
PROTO1_I034	V3	DIFFIO_RX69p	DIFFIO_TX69p
PROTO1_I033	W2	DIFFIO_RX70n	DIFFIO_TX70n
PROTO1_I032	W1	DIFFIO_RX70p	DIFFIO_TX70p
PROTO1_I031	W4	DIFFIO_RX71n	DIFFIO_TX71n
PROTO1_I030	W3	DIFFIO_RX71p	DIFFIO_TX71p
PROTO1_I029	Y2	DIFFIO_RX72n	DIFFIO_TX72n
PROTO1_I028	Y1	DIFFIO_RX72p	DIFFIO_TX72p
PROTO1_I027	Y4	DIFFIO_RX73n	DIFFIO_TX73n
PROTO1_I026	Y3	DIFFIO_RX73p	DIFFIO_TX73p
PROTO1_I025	AA3	DIFFIO_RX74n	DIFFIO_TX74n
PROTO1_I024	AA2	DIFFIO_RX74p	DIFFIO_TX74p
PROTO1_I023	AB3	DIFFIO_RX75n	DIFFIO_TX75n
PROTO1_I022	AB2	DIFFIO_RX75p	DIFFIO_TX75p
PROTO1_I021	AA4	DIFFIO_RX76n/RDN6	DIFFIO_TX76n
PROTO1_I019	AA5	DIFFIO_RX76p/RUP6	DIFFIO_TX76p
PROTO1_I018	AB1	DIFFIO_RX77n	DIFFIO_TX77n
PROTO1_I017	AD2	DIFFIO_RX77p	DIFFIO_TX77p
PROTO1_I016	AD1	DIFFIO_RX78n	DIFFIO_TX78n
PROTO1_I015	AD3	DIFFIO_RX78p	DIFFIO_TX78p
PROTO1_I014	AD4	DIFFIO_RX79n	DIFFIO_TX79p
PROTO1_I013	AC3	DIFFIO_RX80n	DIFFIO_TX80n
PROTO1_I012	AC4	DIFFIO_RX80p	DIFFIO_TX80p
PROTO1_I011	AE2	DIFFIO_RX81n	DIFFIO_TX81n
PROTO1_I010	AE1	DIFFIO_RX81p	DIFFIO_TX81p
PROTO1_I09	AE4	DIFFIO_RX82n	DIFFIO_TX82n
PROTO1_I08	AE3	DIFFIO_RX82p	DIFFIO_TX82p
PROTO1_I07	AF2	DIFFIO_RX83n	DIFFIO_TX83n
PROTO1_I06	AF1	DIFFIO_RX83p	DIFFIO_TX83p
PROTO1_I05	AF4	DIFFIO_RX84n	DIFFIO_TX84n
PROTO1_I04	AF3	DIFFIO_RX84p	DIFFIO_TX84p
PROTO1_I03	AG1	DIFFIO_RX85n	DIFFIO_TX85n
PROTO1_I02	AG2	DIFFIO_RX85p	DIFFIO_TX85p
PROTO1_I01	AG4	DIFFIO_RX86n	DIFFIO_TX86n
PROTO1_I00	AG3	DIFFIO_RX86p	DIFFIO_TX86p
PB0	AG7	DIFFIO_RX87n	DIFFIO_TX87n
PB1	AH2	DIFFIO_RX87p	DIFFIO_TX87p
PB2	AH1	DIFFIO_RX88n	DIFFIO_TX88n
SYS_RESETn	AG5	DIFFIO_RX88p	DIFFIO_TX88p
	AH4	DIFFIO_RX89n	DIFFIO_TX89p



EP1S40F1020

### SEVEN SEGMENT DISPLAY

DIG_1_DP	DIG_1_DP 28
DIG_1_G	DIG_1_G 28
DIG_1_F	DIG_1_F 28
DIG_1_E	DIG_1_E 28
DIG_1_D	DIG_1_D 28
DIG_1_C	DIG_1_C 28
DIG_1_B	DIG_1_B 28
DIG_1_A	DIG_1_A 28
DIG_2_DP	DIG_2_DP 28
DIG_2_G	DIG_2_G 28
DIG_2_F	DIG_2_F 28
DIG_2_E	DIG_2_E 28
DIG_2_D	DIG_2_D 28
DIG_2_C	DIG_2_C 28
DIG_2_B	DIG_2_B 28
DIG_2_A	DIG_2_A 28

S_SMB_CLK	S_SMB_CLK 4
S_SMB_DATA	S_SMB_DATA 4
REF_LOCK	REF_LOCK 7
SCRUZ_CARSELn	SCRUZ_CARSELn 28
S_OVERTEMPn	S_OVERTEMPn 4
S_ALERTn	S_ALERTn 4

### SRAM INTERFACE

SRAM_BE <sub>n</sub> [3..0]	SRAM_BE <sub>n</sub> [3..0] 31
SRAM_CS <sub>n</sub>	SRAM_CS <sub>n</sub> 31
SRAM_OE <sub>n</sub>	SRAM_OE <sub>n</sub> 31
SRAM_WE <sub>n</sub>	SRAM_WE <sub>n</sub> 31

### CPLD INTERFACE

CPLD_USER[1..0]	CPLD_USER[1..0] 6
-----------------	-------------------

### SHARED BUS AND FLASH INTERFACE

FSE_D[31..0]	FSE_D[31..0] 6,27,31
FSE_A[26..0]	FSE_A[26..0] 6,27,31
FLASH_CE <sub>n</sub>	FLASH_CE <sub>n</sub> 6,31
FLASH_OE <sub>n</sub>	FLASH_OE <sub>n</sub> 6,31
FLASH_WE <sub>n</sub>	FLASH_WE <sub>n</sub> 6,31

### DEBUG PORT

PROTO1_IO[40..0]	PROTO1_IO[40..0] 26
------------------	---------------------

### RS-232 INTERFACE

RS232A_TXD	RS232A_TXD 30
RS232A_CTS	RS232A_CTS 30
RS232A_RXD	RS232A_RXD 30
RS232A_RTS	RS232A_RTS 30
RS232B_TXD	RS232B_TXD 30
RS232B_CTS	RS232B_CTS 30
RS232B_RXD	RS232B_RXD 30
RS232B_RTS	RS232B_RTS 30

### LED, DIPSWITCH INTERFACE

MAX_LED[7..0]	MAX_LED[7..0] 6
PB[2..0]	PB[2..0] 29
SYS_RESETn	SYS_RESETn 6,26,29

### ETHERNET/MAC INTERFACE


ENET_BE <sub>n</sub> [3..0]	ENET_BE <sub>n</sub> [3..0] 27
ENET_ADS <sub>n</sub>	ENET_ADS <sub>n</sub> 27
ENET_AEN	ENET_AEN 27
ENET_IOR <sub>n</sub>	ENET_IOR <sub>n</sub> 27
ENET_IOW <sub>n</sub>	ENET_IOW <sub>n</sub> 27
ENET_IOCHRDY	ENET_IOCHRDY 27
ENET_LDEV <sub>n</sub>	ENET_LDEV <sub>n</sub> 27
ENET_CYCLE <sub>n</sub>	ENET_CYCLE <sub>n</sub> 27
ENET_INTRQ0	ENET_INTRQ0 27
ENET_RDYRTN <sub>n</sub>	ENET_RDYRTN <sub>n</sub> 27
ENET_DATACS <sub>n</sub>	ENET_DATACS <sub>n</sub> 27
ENET_W_R <sub>n</sub>	ENET_W_R <sub>n</sub> 27
ENET_LCLK	ENET_LCLK 27
ENET_SRDY <sub>n</sub>	ENET_SRDY <sub>n</sub> 27
ENET_VLBSUn	ENET_VLBSUn 27



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121


Title		Stratix Memory Demo Board I	
Size	Document Number	150-0310111-01	
B		A-1	
Date:	Tuesday, April 13, 2004	Sheet	25 of 31

# Debug Proto Headers



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 26	of 31

# 10/100 Ethernet Interface



**INTERFACE PINS**

ENET_Ben3	97	BE3#
ENET_Ben2	96	BE2#
ENET_Ben1	95	BE1#
ENET_Ben0	94	BE0#
ENET_AEN	41	AEN
FSE_A1	78	A1
FSE_A2	79	A2
FSE_A3	80	A3
FSE_A4	81	A4
FSE_A5	82	A4
FSE_A6	83	A6
FSE_A7	84	A7
FSE_A8	85	A8
FSE_A9	86	A8
FSE_A10	87	A9
FSE_A11	87	A10
FSE_A12	89	A11
FSE_A13	90	A12
FSE_A14	91	A14
FSE_A15	92	A15
FSE_D0	107	D0
FSE_D1	106	D1
FSE_D2	105	D1
FSE_D3	104	D2
FSE_D4	102	D3
FSE_D5	101	D5
FSE_D6	100	D6
FSE_D7	99	D7
FSE_D8	78	D8
FSE_D9	75	D8
FSE_D10	74	D9
FSE_D11	73	D10
FSE_D12	71	D11
FSE_D13	70	D13
FSE_D14	69	D14
FSE_D15	68	D16
FSE_D16	68	D16
FSE_D17	65	D17
FSE_D18	64	D19
FSE_D19	63	D19
FSE_D20	61	D20
FSE_D21	60	D21
FSE_D22	59	D22
FSE_D23	58	D23
FSE_D24	56	D24
FSE_D25	55	D25
FSE_D26	54	D26
FSE_D27	53	D27
FSE_D28	51	D28
FSE_D29	50	D29
FSE_D30	49	D30
FSE_D31	48	D31
ENET_RESET	30	RESET
ENET_ADsSn	37	ADS#
ENET_LCLk	42	LCLK
ENET_IOCHRdY	38	ARDY
ENET_RDYRTn	46	RDYRTn#
ENET_SRdYn	43	SRDY#
ENET_INTRQ0	29	INTRQ
ENET_LDEvN	45	LDEV#
ENET_IORn	31	RD#
ENET_IOWn	32	WR#
ENET_DATAcSn	34	DATAcS#
ENET_CYCLEn	35	CYCLE#
ENET_W_Rn	36	W/R#
ENET_VLbUSn	40	VLBUS#


ENET_Ben[3..0]	ENET_Ben[3..0]	25
FSE_D[31..0]	FSE_D[31..0]	6,25,31
FSE_A[28..0]	FSE_A[28..0]	6,25,31
ENET_RESET	ENET_RESET	6
ENET_DATAcSn	ENET_DATAcSn	25
ENET_AEN	ENET_AEN	25
ENET_IORn	ENET_IORn	25
ENET_IOWn	ENET_IOWn	25
ENET_IOCHRdY	ENET_IOCHRdY	25
ENET_LDEvN	ENET_LDEvN	25
ENET_SRdYn	ENET_SRdYn	25
ENET_INTRQ0	ENET_INTRQ0	25
ENET_VLbUSn	ENET_VLbUSn	25
ENET_ADsSn	ENET_ADsSn	25
ENET_LCLk	ENET_LCLk	25
ENET_W_Rn	ENET_W_Rn	25
ENET_RDYRTn	ENET_RDYRTn	25
ENET_CYCLEn	ENET_CYCLEn	25

Alera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title		
<b>Stratix Memory Demo Board I</b>		
Size	Document Number	Rev
B	150-0310111-01	A-1
Date:	Tuesday, April 13, 2004	Sheet 27 of 31






# Seven Segment Displays & LEDs




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 28	of 31

# Push Buttons / Dip Switches


## PUSHBUTTON SWITCHES




## DIPSWITCH



## DIPSWITCH



## DIPSWITCH



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121


Title		
<b>Stratix Memory Demo Board I</b>		
Size	Document Number	Rev
<b>B</b>	<b>150-0310111-01</b>	<b>A-1</b>
Date:	Tuesday, April 13, 2004	Sheet 29 of 31






# RS-232

## PORT A




## PORT B









Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title	<b>Stratix Memory Demo Board I</b>	
Size	Document Number	Rev
B	150-0310111-01	A-1
Date:	Tuesday, April 13, 2004	Sheet 30 of 31



# SRAM and Flash Memory



One bank of 256K x 32 SRAM (two 256K x 16 parts in parallel) = 1Mbyte of SRAM



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title <b>Stratix Memory Demo Board I</b>		
Size <b>B</b>	Document Number <b>150-0310111-01</b>	Rev <b>A-1</b>
Date: Tuesday, April 13, 2004	Sheet 31	of 31