(For corrections)

LID


Nano Processor

User's Guide

Drawing Number A-5955-0331-1


HEWLETT hp PACKARD

LID NANOPROCESSOR



Users Guide





PREFACE

59 60 The Loveland Instrument Division Nano Processor is a control oriented device designed for instrument applications. The Nano Processor is not arithmetic oriented. The motivation for such a design was three fold. First, it was felt that ASM designs were too limiting; second, "off-the-shelf" microprocessors had too many "real time" limitations; and finally, there was a need for a common building block among LID designs. Thus the two major objectives for the Nano Processor were the design of a general purpose LSI device optimized for instrument control and to provide a software method of implementing complex control algorithms.

Some of the key features of the Nano Processor are an internal data base of sixteen 8-bit registers, seven direct control I/O lines, fixed time high speed instructions, high speed vectored interrupt, and bit oriented control instructions. The Nano Processor can operate at speeds up to 500 nanoseconds per any of its 42 instructions, while dissipating less than one watt from a ceramic 40 pin package. The factory cost of this device is less than \$20 or less than \$27 with an ALU.

Let train line ______Running feet_

TABLE OF CONTENTS

											P	age
1.	INTRODUCTION											1
	HARDWARE STRUCTURE											
III.	PROCESSOR TIMING								•			5
IV.	PROGRAM ADDRESSING					 						8
V.	NANO PROCESSOR INSTRUCTION	N	SE	E			÷	٠				y
VI.	INTERFACING THE NANO PROC	ES	S	OI	3			•	•	•	•	14
API	PENDICES											
A.	SPEC. SHEET											
B.	ROM-RAM SIMULATOR											
C.	NANO PROCESSOR DESIGN EXAM	1P	L	ES								
D.	SOFTWARE											
E	CENERAL INFORMATION											

__Renning fret_

I. INTRODUCTION.

The -hp- Nano Processor (NP) is a single chip, N-channel MOS, 8 bit parallel, control oriented central processing unit designed by the Loveland Instrument Division for internal control and interfacing of instruments.

The NP coupled with a program ROM forms the minimum nano processor control computer. The NP can directly address up to 2048 8-bit bytes of program memory, and with simple block switching techniques, up to 512 K of 8-bit bytes.

All instructions and data are transferred in and out of the NP with the bidirectional 8-bit parallel data bus (DØ through D7).

The NP allows data transfers with up to 15 input and 15 output ports addressed by a 4-bit device select code and an I/O read/write control line.

The normal program may be interrupted by use of the interrupt request control line. This interrupt is a fully vectored interrupt with 256 possible vectors.

The NP can control external circuits and check their status through the use of the 7 direct control lines (DCØ through DC7).

All inputs and outputs are TTL compatible. Each output will sink one standard power TTL load. Each input has an internal pull-up device.

The NP instruction set numbers 42 including data transfers, bit manipulation, magnitude comparisons, jump, and jump to subroutine.

II. HARDWARE STRUCTURE.


The NP contains:

- A. One 8-Bit Accumulator (ACC)
- B. One Control Logic Unit (CLU)
- C. One 1-Bit Extend Register (E)
- D. Sixteen 8-Bit Storage Registers (RØ R17)
- E. One 8-Bit Magnitude Comparator (CMP)
- F. Seven Bidirection Direct Control I/O Lines (DC \emptyset 6)
- G. One 11-Bit Program Counter (PC)
- H. One 11-Bit Subroutine Return Register (SRR)
- I. One 11-Bit Interrupt Return Register (IRR)

601

MARLEN M. CC.

NANO PROCESSOR BLOCK DIAGRAM



Accumulator.

The 8-bit accumulator may be loaded from or output to the 8-bit data bus.

Control Logic Unit.

The CLU is the heart of the NP. It provides the following functions:

- 1. Test, set or clear any bit of the accumulator or the extend register.
- 2. Set or clear any of the command flip-flops.
- 3. Test any of the flag inputs.
- 4. Clear the accumulator.
- 5. Increment or decrement the accumulator in binary.
- 6. Increment or decrement the accumulator in decimal.

(Note: Two Binary Coded Decimal (BCD) digits are assumed and the output is two BCD digits and overflow/carry.)

7. Complement accumulator (1's complement)

Extend Register.

The 1-bit extend register is used to indicate overflow (carry) from or underflow (borrow) to the accumulator, or it may be used as an internal flag.

Storage Registers.

The sixteen 8-bit storage registers are for general data use. They may be recalled to the accumulator. They may be loaded from the accumulator or directly from the program ROM. $R\emptyset$ may be used for comparisons and indexing.

Magnitude Comparator.

The magnitude comparator compares the 8 bits of the accumulator to the 8 bits of the $R\emptyset$ for greater than, less than or equal to.

Direct Control I/O Lines.

The direct control I/O lines are 7 lines (DC \emptyset – DC6) that may be used for output with set and clear functions on their controlling flip-flops. The status of the output may be directly tested as inputs for feedback flags.

Program Counter.

The 11-bit program counter provides direct addressing of the control program up to 2048 bytes.

Subroutine Stack Register.

The 11-bit subroutine stack register provides for a single level of subroutining within the control program.

Interrupt Stack Register.

The 11-bit interrupt stack register provides for a single level of interruption.

III. PROCESSOR TIMING.

The NP is designed with a quasi static structure. The clock may be stopped in the low state with no loss of data.


The maximum clock rate is 4 MHz for the fast (A series) chips. All instructions are executed in two clock periods or 500 ns with this clock rate.


To obtain a 500 ns cycle time the program ROM must have < 85 ns access from address to output and < 65 ns access from output enable to output. (A list of possible ROM's to be used with the NP is liated in Appendix A.)

5

59

A ranke to t.





IV. PROGRAM ADDRESSING.

For ease of discussion the program address (11 bits) will be looked at as a 3-bit page number (PA 10 - PA 8) and an 8-bit page offset (PA 7 - PA 0).

In all instruction except jump and skip instructions, the program address is incremented. It is incremented once in one byte instructions and twice in two byte instructions.

In a JUMP (JMP) or JUMP TO SUBROUTINE (JSB) instruction, the page number from the first byte and the page offset from the second byte of the instruction are loaded into the program counter during the execute phase.

In the JUMP INDIRECT INDEXED (JAI) and the JUMP INDIRECT INDEXED TO SUBROUTINE (JAS) instructions, the page number is formed the same as an indexed register address (but only the bottom 3 bits are used) and the page offset is taken from the accumulator.

CAUTIONS:

These two instructions allow great addressing power but they also have great dangers.

- 1. Due to the indexing structure, a JAI instruction executed with RØ3 set will be executed as a JAS instruction.
- Due to the subroutine return address storage system, the byte after a JAS instruction will not be executed upon return from the subroutine.
- Remember that this is an OR FUNCTION not an ARITHMETIC ADD.

All branching in the NP is done with the skip instructions. The skip instruction causes two bytes of program to be skipped if the condition being tested is true.

Example:

2011

	Program Address	Instruction
After the skip instruction	N	SBS 3 Skip if accumulator bit 3 is set.
This instruction is executed \rightarrow	N + 1	JMP EXIT (Jump instructions require two bytes.)
if Bit 3 is zero This instruction is executed → if Bit 3 is Set	N+2 N+3	CBN 3 Clear accumulator bit 3

V. THE NANO PROCESSOR INSTRUCTION SET.

The NP instruction set is divided into groups:

- 1. Accumulator group
- 2. Register transfer group
- 3. Input/output group
- 4. Comparator group
- Program control group

Instruction Listing Format.

SBS N Derand Operand Operand Mnemonic Code Code

Register Addressing.

The sixteen internal 8-bit registers may be directly addressed with LOAD (LDA), STORE (STA) and STORE ROM DATA (STR) instructions or indexed address may be used with LOAD INDEXED (LDI) and STORE INDEXED (STI).

The effective indexed address is the "or" function of the bottom $(I_0 - I_3)$ 4 bits of the instruction with the bottom 4 bits of $R\emptyset(R\emptyset\emptyset - R\emptyset3)$.

Example:

 $I_0 - I_3$ 1001 $R\emptyset\emptyset - R\emptyset3$ 0101 Effective Register 1101

Address

Note: This is an "or" function instead of an add, therefore, no carry takes place.

Note: Since $R\emptyset$ is used as the index, caution should be used so that $R\emptyset$ is not the effective destination of a Store instruction.

(it)

V - A. ACCUMULATOR GROUP.

SBS N		C	0	0) 1	0)	N	
7	Skip on accumulator bit #N Set (1)								
SBZ N	Skip on accumulator bit #N zero (Ø)	C	0	1	1	0	,	N	
SBN N	Set accumulator bit #N	0	0	1	0	0		N	
CBN N	Clear accumulator bit #N	1	O	1	0	0		N	
INB		o	0	, 0	0	0	0	0	0
	Increment accumulator as an 8-bit binary number. The extend register is set if overflow occurs.								
IND		0	0	0	0	0	0	1	0
	Increment accumulator as two BCD code decimal numbers () (). Carry between digits is automatically handled. The extend register is set if overflow occurs.								
DEB		0	0	0	0	0	0	0	1
	Decrement accumulator as an 8-bit binary number. The extend register is set if underflow occurs.			Ĭ		•	Ĭ		
DED		0	0	0	0	0	0	1	1
	Decrement accumulator as two BCD coded decimal digits,								
	Borrow between digits is automatically handled. The extend register is set if underflow occurs.								
CLA		0	0	0	0	0	1	0	0
	Clear accumulator. Does not affect the extend register.								
CMA		0	0	0	0	0	1	0	1
	Complement accumulator The accumulator is treated as an 8-bit binary number and one's complement is performed.								
LSA		0	0	0	0	0	1	1	1
	Left shift accumulator 1-bit shift with zero (Ø) fill. Does not affect extend register.								
RSA		0	0	0	0	0	1	1	0
	Right shift accumulator 1-bit shift with zero (Ø) fill, Does not affect extend register.								
SES		0	0	0	1	1	1	1	1
	Skip on extend register set (1).								
SEZ		0	0	1	1	1	1	1	1
	Skip on extend register Zero (0).								
LDR									
	ROM Data. Load accumulator with ROM data. (ROM data is the second byte of this instruction)	1	1	U	U	1	•	1	•

V - B. REGISTER TRANSFER GROUP.

LDA R

Load accumulator with data from register #R.

STA R

Store accumulator at register #R.

LDI Z

Load accumulator with data from register addressed by (Z)v(RØ). (See description of indexing.)

STI Z

Store accumulator at register addressed by (z) v (RØ).

STR R,

ROM Data.

Store ROM data at register #R.

ROM Data.

Store ROM data is the second byte of this instruction.

V - C. EXTEND REGISTER GROUP.

STE 1 0 1 1 0 1 0 0

Set extend register. 1 0 1 1 0 1 0 1

Clear extend register.

V - D. INTERRUPT GROUP.

DSI 1 0 1 0 1 1 1 1 1 Disable the interrupt.

ENI 0 0 1 0 1 1 1 1 1

Enable the interrupt.

MARGINAL CON

Running feet

V - E. COMPARATOR GROUP.

All comparisons are made based on $R\phi$ and the accumulator containing 8-bit unsigned binary numbers.

SLT		0	0	0	0	1	0	0	1	
02.	Skip on accumulator less than R0.									
SEQ		0	0	0	0	1	0	1	0	
	Skip on accumulator equal to RØ.									
SAZ .		0	0	0	0	1	0	1	1	
	Skip on accumulator equal to zero (0).									
SLE		0	0	0	0	1	1	0	0	
	Skip on accumulator less than or equal to RG.									
SGE		0	0	0	0	1	1	0	1	
	Skip on accumulator greater than or equal to RØ.									
SNE		0	0	0	0	1	1	1	0	
	Skip on accumulator not equal to R0.									
SAN		0	0	0	0	1	1	1	1	
	Skip on accumulator not equal to zero (0).									
SGT		. 0	0	0	0	1	0	0	0	
	Skip on accumulator greater than RØ.									

V - F. INPUT/OUTPUT GROUP.

INA DS			0	1	0	0		DS
	Input data from device #DS to accumulator.		*					
OTA DS			0	1	0	1		DS
	Output accumulator data to device #DS.							
OTR DS, R	OM DATA	N.	1	1	-	_		DS A
	ROM Data.			n	JIV.		^'	٠.
	Output ROM data to device #DS ROM data is the second byte of this instruction.							
STC K			0	0	1	0	1	K
	Set direct control. Bit #K							
CLC K	1		1	0	1	0	1	K
	Clear direct control. Bit #K							
SFS J			0	0	0	1	1	J
	Skip on direct control. Flag #J Set (1).	3 5					٠	
SFZJ			0	0	1	1	1	J
	Skip on direct control flag #J zero (0).							

10010000 RTI An unconditional jump to the location stored in the interrupt stack register is performed. The interrupt control bit is not affected. 10110001 RTE Return from interrupt and enable interrupt. Same as RTI instruction except that the interrupt control bit is set allowing future interrupt. 01011111 NOP NO Operation. 10010 JAI Jump indirect (through accumulator) indexed. The page number is the indexed value (Z) v (RØ). The page offset is the accumulator. An uncondition jump to the address formed from the page number and page offset, 10011 JAS Jump indirect (through accumulator) indexed to Same as JAI with the addition that the location of the JAS instruction Plus 2 is stored in the subroutine stack register.

CAUTIONS:

These two instructions allow great addressing power but they also have great dangers,

- 1. Due to the indexing structure, a JAI instruction executed with RØ3 set will be executed as a JAS instruction.
- Due to the subroutine return address storage system, the byte after a JAS instruction will not be executed upon return from the subroutine.

M ----

cei.__

V - G. PROGRAM CONTROL GROUP.

JMP

ADDRESS

Page Number

1 0 0 0 0 Page Offset

The address is broken into two section page number and page offset.

The first byte contains operation code and page

number.

The second byte contains the page offset. An unconditional jump to the address is performed.

Page Number

JSB

ADDRESS

1 0 0 0 1 Page Offset

(See jump for address format)
An unconditional jump to the address is performed and the address of the next ROM location after the page offset is stored in the subroutine stack register.

Note: Since the subroutine stack register is a single level deep, subroutines cannot be nested.

RTS

10111000

Return from subroutine.
An unconditional jump to the location stored in the subroutine stack register is performed.
The location of the RTS instruction *Plus 2* is stored in the subroutine stack register, thus co-routine linkages may be performed.

RSE

10111001

Return from subroutine and enable interrupt.

Same as RTS instruction except that the interrupt control bit is set allowing future interrupt.

VI. INTERFACING THE NANOPROCESSOR.

The interface of the NP is divided into five sections:


- Program Access
- 2. I/O Port
- 3. Direct Control Lines
- 4. Interrupt System
- 5. Power Supplies and Clock

Program Access.

50

The NP accesses its program through the use of the 11 program address lines $(PA\phi - 1\phi)$ and the program and gate line.

When the program gate is high the program source should supply the program data referenced by the program address onto the data bus.



PIN OUT

I/O Ports.

The NP can address up to 16 input and 15 output data ports through the use of its device select and I/O Read/Write lines.

The external devices may be numbered Ø through 17 in octal, OTA 17 is used as the NOP instruction.

Direct Control Lines.

The seven bidirectional direct control lines may be used in one of four modes for each line.

- 1. As a dc static output line with set/clear program control.
- As an input flag (internal flip-flop must be set this is the turn-on condition)
 with direct testing by the program.
- As a bidirectional control line.

Example:

The NP puts DC Line 2 low to signal an external device to start and the external device holds the line low until finished. Thus, the NP (after setting dc lines again) can determine the end of the external devices cycle.

As an internal program flag with set/clear and direct testing by the program.

Interrupt System.

The NP's interrupt system is controlled by three lines: Interrupt Request, Interrupt Acknowledge, and Interrupt Enable.

During the execute phase of every instruction (except an interrupt disable — clear control #7) the status of the interrupt request line is checked. If that line is low, an interrupt phase will follow regardless of the state of the interrupt enable. The interrupt phase is indicated by the interrupt acknowledge line going high. Daisy chaining of the interrupt acknowledge line can be used for interrupt priority.

During the interrupt phase the interrupt enable is automatically turned off; the vector address is input and the return address is stored in the interrupt stack register.


The interrupt request line input is always active. The interrupt enable output may be used externally to gate this input if interrupt enable/disable capability is required. See Interrupt System Timing.


Power Supply And Clock.

Three power supplies are required by the NP: + 12 or + 9 volts and + 5 volts for the main logic and - 2 to - 5 volts for backgate bias.


The clock input is (as all inputs are) TTL compatible. That is, no external pullup resistors are normally required. (But see "Data Bus Application Hints" for special cases.) It should be noted that to provide a fast clock edge, the internal clock is pulled up with a current of approximately 3 mA.

Power supplies must turn on as shown in the Nano Processor Turn-On Valid Start-Up Sequence Diagram.





APPENDIX




NANOPROCESSOR SPECIFICATIONS Revision Date 11/10/75

				000	1000 160	NP-B	3.0
	13	20-169 2	(500ns)_	18,	1320-169	(/5005)	- MAV
		MIN		1	MIN	TYP	MAX
	V _{GG} (mA) ¹²	11	+12 30	12.5	8.5	+9 20	26
		4.75	+5	5.5	4.5	+5	5.5
	V _{GG} _{I_{DD}(mA)} 13			110			90
I.C. will→		-2	-3	-5	-2	-3 5 50	-5 650
be marked	Pd(mW)		800	1000		530	350
	IBG(µA)			500	125-0		lμsec.
10,11	CLK ON	100ns	100 ns	lusec.	135ns		ω
CLOCK AT	CLK OFF	100ns		∞	175ns	1 8	
TYP. VOLTAGES	CLK T	250ns		∞	375ns 25ns		
	T _{PA1}	25ns				MOME	19000
	T _{PA2}	60ns	9 5 ns	125ns	15ns	140ns 27ns	180ns 45ns
	TPGH	15ns	20ns	30ns 25ns	1575	2 7 115	30ns
PROG	TPGL	5ns	15ns	25ns.	5ns		30115
) 700233	T _{IP} 8	35ns			50ns		
	TAA	90ns			145ns		
	TEA	35ns			60ns		
DCIO -	TDC	40ns	90ns	150ns	40ns	110ns	225ns
DCIO -				85ns			120ns
DS & R/W	T _{DS1}	30ns	/	85ns	30ns		120ns
	T _{DS2}	-	1	00110	60ns		
DATA IN-	TDI	40ns		15000	UUIIS		215ns
	TDO			150ns			
DATA OUT-	T _{DV}	40ns		No.	50ns		
	T _{IV} 14	30ns			40ns		
INTERRUPT —	TIRR	30ns	1		40ns		
acknowledge	TIAH			115ns			160ns
	TIAL			100ns			140ns
		95ns			155ns		
	T _{VA} 9				60ns		
	T _{V1}	40ns		250ns		Tue:	375 n
	TIE					+	80°C
AMBIENT	Moving air			80°C 70°C			70° C
TEMPERATURE	Still air			14.0			

- 1. All outputs can sink 1.6ma at 0.6 volts or less.
- Inputs have own pull-ups and may require up to 1.6ma to be sinked when input low is 0.4 volts. See MCLK for an exception.
- 3. MCLK may require up to 3.0ma to be sinked when low (0.4 volts) and external ckt may have to provide a pull-up capability to 5.0 volts for high speed operation.
- Data bus speed vs. capacitance must be treated in accordance with data bus application hints.
- It is preferred that other outputs drive less than 20pF for max. speed; however, 30pF is usually acceptable.
 - All input levels must equal or exceed 4.0 volts bilevel and < 0.4 volts low levels.
- 7. Turn-on must be in accordance with "Turn-on Methods".
- 8. TEA = CLK off TIP TPGH; TAA = CLKT TIP TPA2.
- 9. TVA = CLKT TIAH TVI.
- 10. Max. pulse r.t. 50nsec. up to 4.0V; Max. pulse f.t. 100nsec. down to 0.8V.
- 11. Pulse ht. = 5V; approx. rise & fall times 10nsec. (test).
- 12. At VGG = 12.0 volts.
- 13. At VDD = 5.0 volts.
- 14. Min. & max. delay times from Interrupt Request Input till fetch phase of first instruction (vector has already been serviced) is: min. = TIV + CLK PW + CLKT and max. =TIV + CLK PW + 3 CLKT.

APPENDIX



ROM-RAM SIMULATOR

NOTE

DUE TO THE COMPLETION OF THE NANO PROCESSOR PROJECT, LID WILL NO LONGER SUPPORT OR PROVIDE ADDITIONAL INFORMATION ON THE ROM-RAM SIMULATOR AFTER JAN. I, 1976.

ROM - RAM SIMULATOR

ROM - RAM Simulator is a block of memory that simulates a ROM. A block diagram of the ROM - RAM is provided.


As the block diagram indicates ROM - RAM can be addressed in three ways:

- 1. Through address switches
- 2. By an HPIB connector and
- 3. By a processor
 The contents of each memory location can be entered in two ways:
- 1. By the contents switches
- 2. Through the HPIB Connector

The following is a brief description of the above options.

SWITCHES

Set the I/O Selector on "SW". Set the address swithces to desired address location. The designated location and the contents of that location will be shown on the displays. If change of contents is desired, set the contents switches to the new contents and press the "WRITE" button. The new contents will be displayed on the contents display.



OUTPUT

To output the contents of the memory to other devices such as a processor, set the I/O Selector on "OUT" Provide a 10 bit high true signal on the edge connectors PAO through PA9 address lines.

A high enable signal will cause the ROM-RAM to output the contents of the addressed location on the output bus.

HPIB CONNECTOR


ROM - RAM Simulator is HPIB compatable, that is: the address and contents can be given to the ROM -RAM Simulator through the HPIB. Normally the listen address is set to "3", however; this can be changed to "2" by changing the jumper wire on the board. The following is an example program for writing in the ROM - RAM Simulator from a 9830 calculator.


- 10 CMD"?U3"
- 20 WRITE (13,30) A,B,C;
- 30 Format 3B
- A is the two most significant bits of the address.
- B is the eight least significant bits of the address.
- C is the contents.
- A, B, and C are the decimal equivalant of the binary code.


Example:


Utilizing a 9830 calculator, the following program could be used to write individual codes on the ROM - RAM Simulator.

10	DISP "ENTER ADDRESS";
20	INPUT I
30	DISP "ENTER CONTENTS";
40	INPUT C
50	A = BIAND (ROT (1,8),3)
60	B = BIAND (I, 255)
70	CMD "?U3"
80	WRITE (13,90)A,B,C;
90	FORMAT 3B
100	GO TO 10










Ó

ROM-RAM SIMULATOR COMPONENTS


IC#	DESCTRIPTION	HP PART NO
1-8	2102 INTEL RAM	1820-1078
9-13	74153 4-1 MULTIPLEXER	1820-0620
14,15	74157 2-1 MULTIPLEXER	1820-0839
16,17	74175 HEX D, FF	1820-0839
18	7474 D-FF	1826-0077
19	74107 J-K FF	1820-0281
20,21	7474 D-FF	1826-0077
22	74155 2-4 DECODER	1820-0738
23-25	7404 HEX INVERTOR	1820-0174
26,27	7430 8INPUT NAND	1820-0070
28	7438 O.C. 21 NAND	1820-0621
29	7400 2I NAND	1820-0054
30	7413	1820-0537
31	7410 3 INPUT NAND	1820-0068
32	7400 2I NAND	1820-0054
33,34	7408 2I AND	1820-0511
35,36	7438 O.C. 2I NAND	1820-0621
37,38	7404 HEX INV	1820-0174

1/0 SW	DPDT SWITCH 7203	3101-0939
ADD CONT. SW	SPDT SWITCH 7101	3101-1258
WRITE SW	SPST PUSH BUTTON	3101-0063
C	4.7 UF CAPACITOR	0180-0097
C2 - C7	.47 UF CAPACITOR	0160-0174
	RESITOR-PACK	1810-0136
R ₁	330 Ω RESISTOR	0683-3315
R2 - R4	1K RESISTORS	0683-1025
	7300 LED DISPLAY	5082- 7300
	24 PIN ASCII CONNECTOR	1251-3283
Cı	.01 UF CAPACITOR	0150-0093


HP JB CONNECTOR



64



APPENDIX



AN ARITHMETIC CAPABILITY FOR THE NANO PROCESSOR.

OTA


RAM


By using 4 or 5 I/O parts and minimum external hardware, the capacity of the Nano Processor for data manipulation and storage is greatly increased. Choose a RAM size (minimum one word) and an ALU capability to suit your needs.


Let ADDR be the select code of the Address Storage Latch.

	DATA	be the select code of the Data Storage.
	ALU	be the select code of the Arithmetic Unit.
	FN	be the select code of the Function Storage.
and	RAM	be the WRITE ENABLE line of the RAM.
ADDR	*A	DDRESSES RAM LOCATION A
DATA	*L	ets A be one argument of the Arith/Logic Unit
FN, "+"	" *S	elects function "+" for the ALU
ALU		uts the result in A laybe it also puts the result in DATA
	ADDR DATA FN, "+"	ALU FN and RAM ADDR *A DATA *L FN, "+" *S ALU *P

*Puts DATA in RAM Location (ADDR)









- 1. Use one quad tristate latch for 16K memory.
- 2. The new block may be set at any time.
- No need to disable interrupts.
- 4. AlØ is used as the "current block" indicator. AlØ = ϕ .
- Subroutines may be in block H or current block.
 Return is to current block.
- 6. Interrrups are to block H. Return is to current block.
- 7. Blocks are 1024 words each.

NANO PROCESSOR BLOCK SWITCHING (II)

APPENDIX



THIS APPENDIX CONTAINS INFORMATION
ON THE USE OF THE NANO PROCESSOR
EDITOR, ASSEMBLER, AND LOADER FOR
A 9830A CALCULATOR. ALSO THE
ASSEMBLER AND LOADER FOR A 2100 DOS
III SYSTEM FOR THE NANO PROCESSOR
IS COVERED. TO OBTAIN THESE
PROGRAMS SEE GENERAL INFORMATION
IN APPENDIX E.




HP PRIVATE

H P PRIVATE

THE FOLLOWING IS A DOCUMENTATION OF THE NANO PROCESSOR SOFTWARE

FOR FURTHER INFORMATION, RECOMMENDATIONS, OR IN CASE OF DIFFICULTY PLEASE CONTACT KAMRAN FIROOZ AT

303-667-5000 Ext. 2873



NANO PROCESSOR EDITOR A NEW EDITOR FOR THE 9830 CALCULATORS

PURPOSE: To generate or edit a source program on the 9830 calculators.

ROM REQUIREMENTS: ADVANCE PROG. #11279B, STRING VARIABLE #11274B

MEMORY REQUIREMENTS: 8K

OBJECTIVE: At the present time the programs stored on the cassette tapes of the 9830 calculators cannot be accessed by any program as a data file. In many applications it is quite desirable to be able to edit a program in whatever programming language desired, and store the generated source program as a data file on the cassette tapes. These programs can then be 'called in " by an assembler or a similar processor to be assembled.

The primary objective of this editor is to generate source programs for the Nano Processor Assembler; however, the program is versatile enough so that it can produce source program for other Micro Processor Assemblers as well.

Kamran Firooz August 1974 SYNTAX:

The editor operates in two separate modes
"FILE EDIT" and "LINE EDIT". The FILE EDIT"
is used to edit the entire file;
the "LINE EDIT" is used to edit individual lines.

The commands shown on the lower portion of the "SPECIAL FUNCTION CARD" are executed during the "FILE EDIT" mode, and the commands shown on the upper portion are executed during the "LINE EDIT" mode. All of the commands shown on the card are immediately executable. The shift key is not needed to execute any of the commands in either mode.

A maximum of 140 lines can be edited on each file. The program will notify the user if this limit is exceeded. The maximum length of each line is 32 characters. Any character past this limit will be ignored. a "/" is used to designate the physical end of a line. If "/" is not found in each line, the editor will insert a "/" in the 32nd character. For a more efficient use of line length, a ":" is used as the "PSEUDO-END of LINE" character. This character will be recognized by the Nano Processor Assembler.

CLA /
TAG STA 12 /
JMP FAST /
is equivalent to:
CLA :TAG STA 12 : JMP FAST /

The physical file length is determined by the "EOF" statement. If such a statement is not found, the file length is taken as 140 lines.

The LOAD and STORE commands require a cassette file length of at least 2240 words.

After each command is entered, any negative number that is typed will cause the program to go back to the "FILE EDIT" mode without executing the requested command.

LIST OF COMMANDS OF "FILE EDIT" MODE

INPUT: To generate a new file or replace certain lines of a previously generated program. "EXIT" command will terminate the INPUT command.

STORE: To store the generated source program in a desired file on cassette tapes.

LOAD: To load a previously stored program into the editor.

DELETE: To delete line no. N_1 to N_2 of the generated program.

INSERT: To insert N lines after line N_1 of the generated program.

XREF: To list a cross reference table of a character string.

LIST: To list the entire program.

LIST N_1 : To list line no. N_1 to the end of the program.

LIST N_1, N_2 : To list line no. N_1 to N_2 of the program.

LINE EDIT: To edit an individual line.

HELP: To help the user with the different commands and their syntax.

LISTP; LISTP N_1 ; LISTP N_1 , N_2 : To perform the same function as LIST; LIST N_1 ; and LIST N_1 , N_2 , except that all the statements separated by the "PSEUDO-END OF LINE" character (:) will be listed on seperate lines.

LABEL: To list all of the labels used throughout the source program.

CHANGE: To change a character string throughout the source program.

NOTE 1: The line numbers are only generated during the print period; they are not stored with the program.

NOTE 2: To delete or list a single line set $N_1 = N_2$.

NOTE 3: The total length of the file will be printed after each LIST or LISTP command.

NOTE 4: If as a result of an unacceptable command such as wrong file length an error occurs which stops the calculator, the program can be restarted without losing the current file by "CONT 100".

LIST OF COMMANDS OF "LINE EDIT" MODE

FORWARD: To move the visible pointer one character

space to the right each time it is pressed.

BACK: To move the visible pointer one character

to the left each time it is pressed.

INSERT: To open up a character space immediately at

the visible pointer.

DELETE: To delete the character space where the visible

pointer is located.

To store the edited line and edit the next line.

To store the edited line and edit the line immed-

iately before the present line.

EXIT: To store the edited line and

return

to the "FILE EDIT" mode.

NO EDIT: To return to the "FILE EDIT" mode. All of the

changes on the edited line will be ignored.

NOTE 5: To replace the strings followed by the visible pointer, just enter the new string.

NOTE 6: If line one is being edited and command "t" is executed the program will return to the "FILE EDIT" mode.

NOTE 7: The visible pointer cannot pass the end of line character (/).

The following example is provided in an attemt to familiarize the user with some of the features of the Nano Processor Editor. All of the commands given by the user are underlined

EXAMPLE:

Load the editor program in the 9830 calculator and press RUN. EXECUTE. At the beginning of the execution the program loads the special function keys from the file following the editor program. Then the calculator will display

"FILE EDIT?"

Press INPUT

"STARTING LINE?"

1

"ENTER LINE 1 ?"

Then the following program is typed in:

* EXAMPLE PROGRAM/

*THIS PROGRAM READS A NUMBER IN/

* BCD- AND CONVERTS IT TO BIN./

*

START INA DSØ *INPUT THE BCD #/
STA R5 *STORE THE # IN R5/

\$\$TR 0.0 *CLEAR R0:LOOP LDA 5/
SAN *SKIP IF ACC#0: JMP OUT/
DED *DECREMENT IN BCD: STA 5/
LDA 0: 1NB *INCREMENT IN BIN./
STA 0: JMP LOOP:OUT LDA 0/
OTA DS1 *OUTPUT THE BIN. #/
JMP START *READ ANOTHER NUMBER/
DS0 OCT 0:R5 OCT 5: END: EOF/

After the last line is entered press

EXIT

"FILE EDIT?"

LIST

EXAMPLE PROGRAMZ *THIS PROGRAM READS A NUMBER IN * BCD, AND CONVERTS IT TO BIN./ START INA DSØ *INPUT THE BCD #/ THE RS #STORE THE # IN R5. STR 0,0 *CLEAR RO: LOOP LDA 3/ 9 SAN *SKIP IF ACC#0: JMP OUT/ DED *DECREMENT IN BCD: STA 5/ 16 LDG 9: INB *INCREMENT IN BIN./ STA 0: JMP LOOP:OUT LDA 0/ THE DS1 WOUTPUT THE BIN. #/ 13 JMP START ≭READ ANOTHER NUMBER/ 14 DOW OCT 0:R5 OCT 5: END: EOF/ 15 TOTAL LINE NUMBER= 15

To list the lines separated by ":" individually type:

LISTP

```
1
* EXAMPLE PROGRAM/
         *THIS PROGRAM READS A NUMBER IN/
         # BCD, AND CONVERTS IT TO BIN. /
    4
    5
    6
         START INA DS0 *INPUT THE BCD #/
    7
          STA R5 +STORE THE # IN R5/
    3
          STR 0:0 *CLEAR RO
         LOOP LDA 5/
          SAN *SKIP IF ACC#0
          JMP OUTZ
   10
          DED *DECREMENT IN BCD
          STA 5/
          LDA 0
   11
          IMB *INCREMENT IN BIN./
   12
          STH 0
          JMP LOOP
         OUT LDA 0/
   13
          OTA DS1 #OUTPUT THE BIN. #/
   14
          JMP START *READ ANOTHER NUMBER/
   15
         USB OCT B
         R5 OCT 5
          END
          EOF/
TOTAL LINE HUMBER= 15
```

Suppose it is desired to output the binary equivalent number to some other devices besides device (DS1). Then press

INSERT

"INSERT AFTER LINE?"

13

"HOW MANY LINES BE INSERTED?"

1

"ENTER LINE 14 ?"

OTA 2/

"FILE EDIT?"

Note that operand DS1 used in line 13 is not defined. This definition could be achieved by inserting a new line or addition to one of the existing lines.

LINE EDIT

"WHICH LINE?"

14

"OTA 2 /"

Press the "BACK" on Special Function Keys, the pointer will be pointing at;

"OTA 2 / "

Then type:

DS1 OCT 1 /

"OTA 2 :DS1 OCT 1 / "

Since no further changes are required press

EXIT

"FILE EDIT?"

To observe the changes type;

LISTP 10, 15

PAGE 10 DED EDECREMENT IN BCD STA 52 LDA 8 11 INS *INCREMENT IN BIN. / 12 STA 0 JMP LOOP OUT LDA 0/ 13 OTA DS1 *OUTPUT THE BIN. #/ 14 OTA 2 DS1 OCT 1/ JMP START *READ ANOTHER NUMBER/ TOTAL LINE NUMBER= 16

If no further changes are necessary and you wish to store the program on a cassette file press;

STORE

"STORE THE PROGRAM ON FILE?"

1

After the program is stored on the tape, calculator will print;

PROGRAM WAS STORED ON FILE 1

"FILE EDIT?"

Note that if a negative number was entered as the file number, the editor would ignore the STCRE command and return to the "FILE EDIT?" mode.

To terminate program press;

END

SF	PECIAL F	UNCTIONS	, NA	NOPROCESSO	OR EDITOR
SHIFT	EXIT		+	†	no Change
h	EXIT	LABEL	XREF	CHANGE	linedit
SHIFT	BACK	FORWARD		DELETE	INSERT
°/	INPUT	STORE	LOAD	DELETE	INSERT
			ý	e ₁	

SP	ECIAL FL	JACTIONS	III NAN	OPROCESSO	R EDITOR
SHF1	EXIT		+	†	no
	EXIT	LABEL	XREF	CHANGE	line edit
SHIFT	BACK	FORWARD		DELETE	INSERT
L	INPUT	STORE	LOAD	DELETE	INSERT

USER DEFINABLE KEY OVER LAYER

NANO PROCESSOR ASSEMBLER

SECTION I

USER GUIDE TO THE NANO PROCESSOR ASSEMBLER

PURPOSE: To assemble a source program for the NANO PROCESSOR using a 9830 calculator.

MEMORY REQUIREMENTS: 8K

ROM REQUIREMENTS: Advanced programming #11279B.

String Variables #11274B, and Extended
I/O #11272B

SOFTWARE REQUIREMENTS:

The Nanoprocessor EDITOR must be used to generate the source files.

Kamran Firooz August, 1974 absolute assembler designed to assemble source programs (generated by the Nano Processor Editor) stored on cassette tapes and to generate equivalent object code files. A loader program can then be used to load these binary files into a ROM-RAM Simulator, or a PROM. The assembling is performed in two passes. Pass one searches for user defined symbols, and pass two translates the mneumonic source program statements to their equivalent binary codes.

These binary codes are stored in an array called object file. At the end of pass 2 the object file is stored on the cassette tape. The file number where this array will be stored is requested at the beginning of the program.

The assembler program is written as a "conversational" program: that is, the different options of the assembler are asked at the beginning of the program. If the answer "Y" is not encountered the option will be voided. The following is a brief description of these options.

OPTION I "SYMBOL TABLE"

For this option the calculator will ask:

"PRINT THE SYMBOL TABLE?"

If the reply is "Y" the symbol table will be printed

OPTION 2 "PROGRAM PRINTOUT"

The second option provides a listing of the source program and its equivalent code. In regard to this option the calculator will ask; "PRINT THE PROGRAM?"

If the answer is "Y" each line of the assembled program will be printed during pass two.

PERMANENT SYMBOL TABLE:

The permanent symbol table is an array consisting of all the op-codes and their binary equivalents. Permanent symbol table is stored on a file following the assembler file. At the beginning of execution this file is loaded into the calculator.

USER DEFINED TABLE:

User difined table is an array that holds the numerical value or the address of the labels. During the pass 1 all the labels are stored in this array. At the end of pass 1 this array is sorted in alphabetical order. The alphabetical arrangement of the labels make it possible to perform algorithmic search instead of a linear search. During pass 2 everytime an alphabetical operand is found, the assembler performs a logarithmic search into the user defined table to find the value or the address of the operand.

Maximum length of user defined table is $\underline{140}$ labels. Exceeding this limit would cause an error which stops the program.

OBJECT FILE:

Object file is an array that holds the hinary codes of the assembled source program. At the end of pass II this file is stored on a cassette Tape. A loader program can then be used to load the object file to a ROM-RAM Simulator, or a ROM.

Object file is a 1024X1 array. Each location of this file will hold the object code for that location. For example; location 16 will hold the code that must be stored on location 17 of the ROM. (Due to the fact that array starts from 1 and not \emptyset . All locations are decremented by one by the "LOADER")

Since object file has only 1024 location, caution must be taken not to exceed location 1777 octal. For example; the code that must be stored on location 2150 octal will be stored on location 150 octal. (11'th bit is truncated).

At the beginning of the assembling all of the locations of the object file are initialized to -\. During the assembling -\ is over written by other codes, however the locations not used will remain as -\ This feature is used by the loader for "PATCH ASSEMBLING". For further information refer to "NANO PROCESSOR LOADER".

PROGAM SOURCE FILES:

Progam source files are cassette files that contain the source program. These files are generated through the Nano Processor Editor. Up to 10 files can be assembled at one time. If more than one file is used, an EOF statement must designate the termination of each file.

The maximum length of each file is 140 lines, and Each line is 32 character spaces wide.

A "/" is used to designate the end of line,
For example:

LOOP LDA REG5 * LOAD ACC from R5 /

For more efficient use of the source files, another character called the PSEUDO END OF LINE CHARACTER (":") is used to tell the assembler that the statement has terminated and that more statements follow on the same physical line

For example:

CLA: LDA REG5 : BACK STA R16 /

This line will occupy only one physical line of the program source file: However, it will be accepted as three individual lines by the assembler. i.e. This one physical line as far as the assembler is concerned is equivalent to the followint lines:

> CLA / LDA REG5 / BACK STA R16 /

GENERAL FORMAT:

Each line of the program consists of one or more separate fields. These fields are: Label, Opcode, Operand, and Comments. For the convenience of the user these fields are separated by one or more blank spaces. The following is a brief description of each one of these fields.

LABEL:

Label is a symbolic name that provides the ability to refer to the instruction or the value generated by the instruction, for example; in the instruction:

START LDA REG17 /

START is the label, and it holds the address of the location where this instruction is stored on the ROM.

But in the instruction:

REG17 OCT 17 /

REG17 is a label that holds the numerical value assigned to it by the OCT instruction.

The first letter of a label must be alphabetical, and the total length of the label cannot exceed 6 characters. If the first character of an instruction is blank the assembler assumes that there is no label present. Repeated labels cause the assembler to print an error message.

OPCODE:

Opcodes are mnemonic operation codes stored in the permanent symbol table that are recognized by the assembler and translated as machine instructions or Pseudo-instructions.

MACHINE INSTRUCTIONS:

Machine instructions are those instructions that the Nano Processor can execute to perform a specific task. The assembler translates these instructions to their binary codes. There are three types of machine instructions:

Type 1:

Single byte instructions that are selfdefined and do not require an operand.

For example:

CLA * CLEAR ACC

STE * Set extend register

RTS * Return from Subroutine

ENI * Enable the Intrupt

INB * Increment the ACC in Binary

SLE * Skip if ACC ≤ to register 0

Type 2:

Single byte instructions that require an Operand.

For example:

SBS 5 * Skip if Bit 5 of the ACC is set

CBN BIT4 * Clear BIT4 of the ACC

INA DS5 * Input to ACC from Device 5

Type 3:

Double byte instructions that must be accompanied by an Operand -

For example:

OTR 2,DATA * Output ROM Data to Device 2
STR R5,FOUR * Store FOUR Into Register 5

JMP GOOD * Jump to Location GOOD

JSB ADD * Jump to Subroutine ADD

PSEUDO INSTRUCTION:

Pseudo instructions performs two types of tasks,

Type 1:

They provide information to the assembler about the program being assembled, such as ORG, EOF, END

Type 2:

They allow the definition of constants, such as OCT, DEC, BCD. Obviously type 2 of the Pseudo Instruction must be accompanied by a label and an Operand, since it is assigning the numerical value of the Operand to the label.

OPERAND:

Some instructions require the designation of an Operand. This Operand could be a destination address in a JUMP instruction or the numerical value of a label in an assign instruction. There are three types of Operands, they are:

Type 1 - NUMERICAL VALUE:

This type of Operand is used in a type two instruction code, or in a Constant Define Pseudo-instruction.

(Type 2 Pseudo instruction).

NOTE: ALL NUMERIC VALUES ARE THREN AS OCTAL EXCEPT IN BCD OR DEC. PSEUDO INSTR. For example:

LDA 5	* LOAD ACC FROM REGISTER 5
SFZ 4	* SKIP IF FLAG 4 IS ZERO
REG14 OCT 14	* ASSIGN VALUE OF 14 TO THE
	LABEL REG14
JMP 377	* JUMP TO LOCATION 377
LDR 20	* LOAD ACC FROM ROM DATA 20

This type cf Operand has to be numerical. If they are being used in a type two instruction they cannot exceed 7 or 17 (OCTAL), if they are being used in a constant instruction their octal value should not exceed 377.

The following Operands are acceptable:

CI	3N 5		*	CLEAR	BIT	5 OF ACC	
S	TA 16		*	STORE	ACC	IN REGISTER	16
AA	OCT	167	*				
BB	DEC	250					
CC	BCD	89					

However the following Operands will cause error messages.

SI	BN 20		SET BIT 20 OF ACC
			(Accumulator has only 8 bits.)
SI	FS 14		SKIP IF FLAG 14 IS SET
			(There are only 8 flags.)
DD	OCT	19	(Unacceptable octal numbers.)
EE	DEC	340	(Exceed 377 octal.)
EE	BCD	140	(Exceed 377 octal.)

Type 2 - SYMBOLIC ADDRESS OR SYMBOLIC VALUE:

This type of Operand is used in jump and jump to subroutine instructions or in a type two opcode instruction.

Example:

JMP LOOP

JSB ADDING

JBN BIT4

LDA RIZ

STA R6

JAI INDI

This type of Operand follows the same Syntax rules as the label, that is; it must begin with an alphabetical character and must be less than or equal to 6 characters long. These Operands must be defined somewhere in the program as an address or a constant.

Type 3 - SYMBOLIC OR NUMERICAL VALUE

This type of Operand is a mixture of type 1 and type 2 Operands, and it is used in type 3 instructions.

For example:

STR R4, FORTY

STR 4, FORTY

STR R4,40

STR 4,40

As the above example indicate, this type of Operand consists of two separate fields. Either one of these fields are separated from each other by a ",", and there should be no blank space anywhere in the Operand Field. The symbolic portion of Operand follows the same rules as type one of the Operands.

COMMENTS

The comment field allose the user to transcribe comments on the list output produced by the assembler. The comments field must begin with an asterisk. This field could start at the beginning of a line such as:

* THIS IS ONLY A COMMENT /

or after a type one Opcode

AGAIN CLE * CLEAR EXTEND REGISTER /

Comments are ignored during pass one.

If an * occurs at the beginning of a line, the entire line is assumed to be a comment.

PSEUDO OPCODES:

ORG:

ORG is a Pseudo Opcode that provides absolute program origin or starting address of a segment of a program. The operand of the ORG must be an octal number. If no ORG is encountered the assembler assumes the starting address to be zero.

EOF:

An EOF statement notifies the assembler that the physical end of file has reached which causes the assembler to load the next source file.

END:

Terminates the source language program.

Note that ORG, EOF, and END are not executable statements; therefore any jump or jump subroutine to these instructions would cause an error.

OCT:

OCT is a defining opcode that equates the numerical value of the operand to the label. Obviously the operand needs to be an octal number.

DEC:

DEC Pseudo Opcode is another defining statement that converts the numerical value of the operand to octal and equates the converted number to the label. BCD:

BCD is a pseudo opcode that converts the numerical value of the operand from BCD to octal equivalent. Each digit of the operand is taken as a 4 bit BCD number.

For example in the following statement: TAG BCD 38

The assembler separates the number 38 to 3 and 8 as 0011 1000.

This number is then converted to octal 00 111 000 (\emptyset 7 \emptyset). Note that the operand

cannot exceed two digits.

SECTION II


A BRIEF DESCRIPTION OF THE ASSEMBLER PROGRAM AND A FLOW CHART FOR BOTH PASSES

THE PROGRAM:

NANO PROCESSOR ASSEMBLER program is written in the 9830 BASIC language. The source files are stored in an integer array and converted to string variable by the use of "TRANSFER" statement for assembling. The program consists of two passes, in pass one the assembler searches for labels and checks the syntax of opcodes. Labels or the addresses associated with them are stored in an array called "USER DEFINED TABLE". At the end of the pass one, this file is sorted in alphabetical order. This arrangement makes it possible to perform a logarithmic search for the labels rather than a linear search.

In pass 2 the assembler converts all of the statements to their equivalent binary codes, and stores the converted codes in an array called "OBJECT FILE". At the end of the assembling, the "OBJECT FILE" will be stored on a cassette tape.


The following pages include a simplified flowchart of both passes.



FLOW CHART OF PASS I

NANO PROCESSOR ASSEMBLER

KAMRAN FIROOZ SIET. 1974



FLOW CHART OF PASS II NANO PROCESSOR ASSEMBLER

KAMRAN FIRODZ SEPT 1974

33

EXAMPLES

The following examples are given in an attempt to familiarize the user with the Nono Processor ASSEMBLER.

EXAMPLE I

The following program will add the contents of Register 5 and Register 6 and store the result on Register 6.

Source program was generated by the "NANO PROCESSOR EDITOR", and stored on file 2 of a cassette tape.

PAGE

```
* MANO PROCESSOR ASSEMBLER /
 1
             EXPMPLE ONE
 2
       *:*:*/
       * ADD THE CONTENTS OF REG. 5/
       * TO THE CONTENTS OF REG. 6

→ AND STORE THE RESULT IN REG.6/
       %: *: *: */
 3
       LOOP LDA R5 *LOAD ACC FROM R5/
 9
        DED *DECREMENT IN DECIMAL/
10
        SAN *SKIP IF ACC #0/
        JMP OUT: STA R5/
 11
 12 .
        LDA R6 *LOAD ACC FROM R6/
 13
       * IND *INCREMENT IN DECIMAL/
14
        STA
            R6 *STORE ACC AT R6 /
        JMP LOOP: OUT LDA R6/
 15
 16
        IND: STA R6 *R6 HAS THE RESULT/
 17
       R5 OCT 5 *R5 IS OCTAL 5/
 18
       R6 OCT 6: END/
 19
        E0F/
```

TOTAL LINE NUMBER: 19

Load the assembler into the 9830 and press RUN, FXECUTE. After the Permanent Symbol Table is loaded into the Calculator, Calculator will display;

PRINT SYMBOL TABLE ?

Y

PRINT THE PROGRAM ?

Y

STORE THE OBJECT FILE ONFILE NO. ?

AUMMANY SOURCE FILES ?

L

FILE NO. ?

2

At this point sorce program stored on file 2 is loaded and the following pages are printed on the printer.

)	÷SYMBOL TA SYMBOL	BLE* HDDRESS (VALUE)
	LOOP	Ħ
14	OUT	13
	R5	5
300 M	R6	6

NUMBER OF ERRORS FOR PASS 1= 0

t		O PRUCESSON		ER		
-	*	EXAMPLE (JNE.			
ĭ	÷					
,	#					
-0	*					*
4	+ ADD	THE CONTER				4
5	* T0	THE CONTENT	S OF REG	. 6		
6	* AND	STORE THE	RESULT II	N REG.	6	
7	*					
7	*					
5677778	¥.					
7	*					
8	ij	145	LOUP	LDA	R5	*LOAD ACC FROM R5
54	1	003		DED		*DECREMENT IN DECIMAL
10	2	017		SAN		*SKIP IF ACC#0
11	2	200		JMP	OUT	21 21 11500 HV
11		013				
11	+ 5 6	165		STA	R5	
12	6	146		LDA	R6	*LOAD ACC FROM R6
13	7	002		IND	1.00	*INCREMENT IN DECIMAL
14	10	166		STA	R6	*STUPE ACC AT R6
15	7 1	200		JMP	LOOP	STORE HES HI KO
- 5	12	000				
15	13	146	OUT	LDA	R6	
16	i4	992	33731.7231411	IND	1.4	
16	15	156		STA	R6	*R6 HAS THE RESULT
17		-25.4	R5	OCT	5	*R5 13 OCTAL 5
18	(2)		R6	OCT	6	AND TO DOINE O
•				END	-	
,						

NUMBER OF ERRORS FOR PASS 2= 0

EXAMPLE II

The following program examines 2 Direct Control lines (DC \emptyset -DCl) and based on their conditions displays a different message on an external display.

The editor listing and the assembler listings are provided in the following pages.

ቅ ላይ ያይጀዋውው ተለቀለ ተለቀ ለመመ የሚች ችችች ችለ የምን ለመቻ ለውን እንድ ችችች እና እና ችን ችን ችን ችን ለታን ትን ችና ችን ትን ትን ትን ትን ትን ትን ትን ች

```
DISPLAY ROUTINE: *: *: * *
 1
         TP R1.0 +CLEAR REGISTER 1:
       READ STR ROXO *CLEAR RO
        SES FLAGO *SKIP IF DOO IS SETA
         JMP DISPA *DISPLAY MESSAGE A.
 5
        SFS FLAG1 +SKIP IF DC1 IS SETA
         JMP DISPR *DISPLAY MESSAGE B/
        UNI *ENABLE THE INTERRUPT/
 *:
        JMP READ *BOTH FLAGS ARE CLEAR/
 14
       9/SPA STR R0,40 *REG0=40/
111
! 1
        CDA R1 *LOAD ACC FROM POINTER/
12
        SLT *SKIP IF ACC < 40/
        STR 1:0 *CLEAR THE PONTER/
13
        ENI : JMP READ /
14
15
       DiSPB STR R0,40 * REG0=40
        LDA R1 *LOAD ACC FROM POINTER/
16
        SGE *SKIP IF ACC>=40/
17
        STR R1,40 *POINTER=40/
        ENI: JMP READ/
210
        ORG 377 *INTERRUPT ROUTINE/
        STA R2 *STORE THE ACC DURING/
21
22
       * THE INTERRUPT PERIOD: */
33
        LDA R1 *LOAD ACC FROM POINTER/
24
        UTA DS0 *OUTPUT ACC TO ADDRESS/
÷.
       * LATCH (DEVICE SELECT 0):*;*/
)
         JAI 2 *JUMP INDIRECT TO LOC.
       ★ 010, AND 8 BITS OF ACC/
20
       BL OTR DS2,40 *OUTPUT BLANK /
29
        JMP DISP/
30
       A OTR DS2,101 *OUTPUT 'A' CODE /
31
        JMP DISP/
32
       D OTR DS2,104 * OUTPUT 'D' CODE/
33
         JMP DISP/
34
       E OTR DS2,105 *OUTPUT 'E' COMF/
35
        JMP DISP/
36
       I OTR DS2,111 *OUTPUT 'I' CODE/
37
         JMP DISP/
38
       K OTR DS2,113 *OUTPUT K
39
        UMP DISP/
40
       i. OTR 2,114 *OUTPUT L: JMP DISP/
41
       N OTR 2,116 *OUTPUT N: JMP DISP/
42
       0 OTR 2,117 *OUTPUT 0:
                                JMP DISP/
43
         OTR 2,120 *OUTPUT P:
                                JMP DISPA
44
       R OTR 2,122 *OUTPUT R: JMP DISP/
45
       S OTR 2,123 *OUTPUT S: JMP DISP/
46
       Y OTR 2,131 ∗OUTPUT Y: JMP DISP/
47
       DISP OTR DS1,40 *OUTPUT CODE >
48
       * FOR BLANK TO DEVICE 1:*/
49
        OTA DS3 *START THE DISPLAY/
50
        INB/
51
         INB *DOUPLE INCREMENT THE
)52
       * POINTER: *: */
        STA 1: LDA 2 *RELOAD THE ACC/
54
       * BY ITS VALUE BEFORE THE /
55
       * INTERRUPT OCCURED: *: */
       MIDD ENI *ENABLE THE INTERRUPT>
56
```

39.

PAGE 2

```
*BEFORE RETURN: *: */
57
        RIT *RETURN FROM INTERRUPT/
58
       PESETA STR R1,0 *RESET POINTER/
59
        JMP MIDD/
60
       RESETB STR R1,40 *RESET POINTER/
61
        JMP MIDDA
62
        ORG 1000 *DISPLAY: *: * /
63
       c pisplay is ok:*:*/
64
         MP BL *DISPLAY BLANK/
65
         JMP D *DISPLAY D/
66
        JMP I *DISPLAY I/
67
        JMP S *DISPLAY S/
68
        UMP P: JMP L: JMP A: JMP Y/
69
        JMP BL: JMP I: JMP S: JMP BL/
70
        JMP O: JMP K: JMP RESETA/
71
        ORG 1040 *DISPLAY: *: */
73
       + ERROR IN DISPLAY: *: */
        JMP E: JMP R: JMP R/
74
75
         JMP O: JMP R: JMP BL: JMP I/
         JMP N: JMP BL: JMP D: JMP I/
76
        JMP S: JMP P: JMP L: JMP A/
77
         JMP Y: JMP RESETB/
78
        R0 OCT 0:R1 OCT 1:R2 OCT 2/
79
        psø oct 0:DS1 oct 1/
80
        DS2 OCT 2: DS3 OCT 3/
81
       FLAGO OCT 0:FLAG1 OCT 1: END/
82
83
        E0F/
```

TOTAL LINE NUMBER= 83

+SYMBOL ° SYMBOL	ſABLE¥ ADDRESS (VALUE))
REHD	2	
DISPA	15	
DISPB	26	
BL	463	
Ĥ .	407	
D	413	
E	417	
	423	
K	427	
L:	433	
N	4:37	
0	443	
P	447	
R	453	
R S Y	457	
	463	
DiSP	467	
MIDD	476	
RESETA	500	
RESETB	504	
RØ	Ø	
R1	1	
F2	2	
DSO	ы	
-DS1	1	
DSS	2	
ISS	0 1 2 0 1 2 3 0 1	
FLAG0	ų.	
FLAG1	1	

HUMBER OF ERRORS FOR PASS 1= 0

4						
j	+ DISP	LAY ROUTI	NE			
4	÷					
)	•					
í	•				and the same	model e sue de la compare de la
23	1.1	321		STR	R1.0	*CLEAR BEGISTER !
	*	000	prop	OTD	DO 0	CLEOD DO
	12	320	READ	STR	R0,0	+CLEAR RØ
:	3	000		ere.	EL OCO	ZOVID OF BOO TO DET
1	4	93 u		SFS JMP	FLAG0 DISPA	⊁SK1P IF DC0 IS 3ET ⊁DISPLAY MESSAGE A
	Ē.	200 215		THE	Distu	*DISECUL NESSAGE U
••	12-	815 831		SFS	FLAG1	≠SKIP IF DC1 IS SET
,	(a	250		JMP	DISPB	*DISPLAY MESSAGE B
1	11	126		9111	D101 D	- Profesion neodinal b
1.	:2	057		ENI		*ENABLE THE INTERPUPT
	1.3	200		JMP	READ	*BOTH FLAGS ARE CLEAR
·, ·	4	992		32.111	151112	
ĺĐ	EE,	320	DISPA	STR	R0,40	*REG0≃40
. 16	16	040		1714 51	0 4	
iii		1 4 1		LDA	R1	*LOAD ACC FROM POINTER
iż	.: U	911		SLT		÷SKIP IF ACC < 40
1.2	72.7	321		STR	1,0	*CLEAR THE PONTER
4.7	22	មុខម				
1-1	2.3	057		ENI		
. 4	. 4	200		JMP	READ	
4 °i	25 /	862		COCCERCEN	100	w management of the
* Î.;	19/	320	DISPB	STR	R0,40	* REG0=40
)	1.2	040	المبدور			
).	1.3	141		LDA	R1	*LOAD ACC FROM POINTER
1.3	+1	015		SGE	D4 40	*SK1P IF ACC>=40
1.3	12	321		STR	R1,40	*POINTER=40
18 19	70 54	040		CHI		397
1 12	_s - 1	057 100		ENI JMP	READ	
1	15 76	200 902		JIIF	KEND	
1 -	, C	9000		ORG	377	*INTERRUPT ROUTINE
±0 ∶ 1	171	162		STA	R2	*STORE THE ACC DURING
22	. 11:-	HTERRUPT	PERION	W 111	134	TOTORE THE HOS DIMING
22	9	rit Ensisted i	LICIOL			
2.3	150	141		LDA	R1	*LOAD ACC FROM POINTER
. 1	951	120		OTA	DS0	*OUTPUT ACC TO ADDRESS
.5	+ LA1(+		SELECT 0)			
. 5	•					
25	÷ 100					
. 5 . 1.	402	222		JAI	2	*JUMP INDIRECT TO LOC.
~ · · ·	+ 010,	AND S BIT	rs of ACC			1200
0	403	302	BL.	OTR	DS2,40	*OUTPUT BLANK
.**	404	940		W200-0		
5.4	495	201		JMP	DISP	
2.7	496	967	40			THE IT AND CORE
36.	407	395	н	OTR	DS2,101	∗OUTPJT 'A' CODE
113	410	101		IMP	DICE	
:1	411	261		JMP	DISP	
Y	412	067	ע	OTE	BC0.104	* OUTPUT 'D' CODE
	413	302 104	D	OTR	DOC1104	* OOLEGE . D. CODE
32 33	414	104 201		JMP	DISP	
33	415	201		OHE	DIOF	

					- 20-		
						PHGE 3	
33	416	7					**
	41.	967 302	E	ŭ1R	Den les	COUTLINE ST.	
36 36 36 37	420	105	12	OTE	D32,103	*OUTPUT 'E' CODE	
26	421	201		JMP	D1SP		
:5	422	667		(50 M)	- · · ·		
:6	423	502	ī	ÜTR	DS2,111	*OUTPUT 'I' CODE	
36	424	111			(4.)	CODE	
37	425	201		.MP	DISP		
37	426	967	497	300 AMERICAN ASSESSMENT			
18	427	302	K	OTR	DS2,113	*OUTPUT k	
48 .4	436 401	113		1145			
19	435	301 067		JMP	DISP		
(6)	433	302	L	OTD	0.111	25 C. 1 1 T 12 1 2 2 2 2 2	
40	434	114	L	OTR	2,114	*OUTPUT L	
40	435	201		JMP	DISP		
40	436	967		2010	DISE		
-11	4.37	302	И	OTR	2,116	*OUTPUT N	
-41	440	116		= 10.0		~001101 H	
41	441	201		JMP	DISP		
4 !	442	967					
+2 +2	443	302	0	OTR	2,117	*OUTPUT O	
12	444	117					
42	445	201		JMP	DISP		
42 43 -	446	067	F .	0.75	4 1 22	2	
43	44. 456	302 12 0	P	OTR	2,120	*OUTPUT P	
-1	151	201		IMD	DICE		
N.	452	967		JMP	DISP		
	453	302	R	OTR	2,122	±OUTPUT R	
44	454	122	1.5	OTIV	2,122	*001F01 K	
44	455	201		HIP	DISP		
44	456	967					
45	+ 5	302	S	OTR	2,123	*OUTPUT S	
45	450	123					
45	461	201		JMP	DISP		
45 46	462 463	967			14 1000-10		
46	464	002 131	Υ	OTR	2,131	*OUTPUT Y	
46	465	201		IMD	DICE		
46	₹86	967		JMP	DISP		
47	+57	301	DISP	OTR	DC1.40	VOUTBUT CORE	
47	470	H40	DIO	OTIN	D31,40	*OUTPUT CODE	
48		BLANK TO	DEVICE 1				
48	*		-				
49	471	123		OTA	DS3	*START THE DISPLAY	
<u> </u> 6	472	000		INB	ATTENDED ATTENDED	Profile	
51	473	999		INB		*DOUPLE INCREMENT THE	
50	* POIN	TER					
02 50	*						
52 52 53	174	161			92		
53	474 475	161		STA	1		
		142 15 VALUE	BEFORE THE	LUA	2	*RELOAD THE ACC	
X	4 [M][7]	REUPT OCC	HOETUME THE				
-11	- LITTL	TOUC	OKED				

PAGE 4

56		957 RETURN	MIDD	ENI		*ENABLE THE INTERRUPT
) 7	2	0000		DOT		PETITION FROM
55		260	process	RTI	D1 0	*RETURN FROM INTERRUPT
59	506 501	321 0 00	RESEIH	21K	R1,0	*RESET POINTER
59	501 502	301		JMP	MIDD	
60 60	503	076		JULE	111 DD	
61	965 964	92 1	RESETR	STR	R1,40	*RESET POINTER
$\tilde{\epsilon}$ 1	505	640	MEDITO	2116	1717 40	*KESET FOINTER
62	1.196	201		JMP	MIDD	
f. 2	967	076				
6.3				ORG	1000	≠DISPLAY
6.3	+					
63	*	2000 MICHU S2 III				
64		92. 12. 0E				
64	•					
64	1 (27.1)	201		IMP	E.I	entenion brone
65 65	1860 1881	201 003		JMP	BL.	*DISPLAY BLANK
50 55	1000	201		JMP	D	*DISPLAY D
66	1003	201 013	20	SHIE	ь	vniatrul n
67	1804	201		JMP	I	*DISPLAY [
67	1665	023		-,,,,	•	*BISI EIII I
68	Lauc	201		JMP	S	*DISPLAY S
6.9	100 %	057				
)	!២1៦	201		JMP	P	
}	101!	947				
	101	201		JMP	L	
69	1013	033			_	
69	1014	201		JMP	A	
69 69	1015	007 201		DMT	O.	
69	1016 1017	201 063		JMP	Υ	
70	1020	201		JMP	BL.	
70	1021	003		O111	DL.	
70	1022	201		JMP	I	
76	1023	023			()	
70	1024	201		JMP	S	
70	1025	957				
70	1026	201		JMP	BL	
70	1027	003 201			_	
71	1030	201		JMP	0	
71	1031 1032	943		(MD)	V	
71 71	1032	201 027		JMP	K	
71	1033	927 301		JMP	RESETA	
71	1035	100	**	er,r	REDEIT	
		4 2. 5.		ORG	1040	*DISPLAY
742 72 73 73 73	*			See 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		EDIOI CITI
72	ý.					
73		IN DISPLAY				* * * * * * * * * * * * * * * * * * * *
3	*					
_	*					
-4	1646	°01	+)	JMP	E	
. 74	1041	017				

					-30-	
						PAGE 5
74 ~ 4	- 1042 1043	2 01 053		JMP	R	
) 4	1044 1045	3 01 053		JMP	R	
74 75 75 75 75 75 75 75 75	1046 1047	201 043		JMP	0	
75 75	1059 1051	201 053		JMP	R	
75 75	1052 1053	301 003		JMP	BL	
75 75	1054 1055 .	201 023		JMP	I	
76 76	105€ 1 0 57	201 037		JMP	И	
76 76	1060 1061	201 003		JMP	BL	
76 76	1062 1063	201 013		JMP	D	
76 76 76 7 77 77 77 77 77	1064 1065	201 023		JMP	I	
7	1066 1067	201 · · 057		JMP	S	
77 77	1070 1071	201 047		JMP	Р	
77 -77	1072 1073	2 01 033		JMP	L	
77	1074 1075	201 007		JMP	A	
J	1076 1077	201 063		JMP	Y	
78 78	1100 1101	201 104		JMP	RESETB	
78 78 78 79 79			RØ R1 R2	00T 00T 00T	0 1 2	
80 80			DS0 DS1	00T 00T	Ø 1	
81 81 82 82			DS2 DS3 FLAG0 FLAG1	OCT OCT OCT OCT END	2 3 0 1	

NUMBER OF ERRORS FOR PASS 2= 0

EXAMPLE III

The following example will demonstrate the "PATCH ASSEMBLING" feature of the NANO PROCESSOR ASSEMBLER and LOADER.

Suppose it is desirable to change the message B of the example 2

"ERROR IN DISPLAY"

TO:

"ERROR IN DEVICE"

A short program such as the one following could accomplish the desired change.

PAGE 1

```
* PATCH PROGRAM FOR DISPLAY/
 1
       -00G 51u
       ☼ OTR 29100 ±00TPUT 103 TO 22
        UMP 467 JUMP TO DISPA
 4
       7 OTR 2:126 *OUTPUT 127 TO 2/
        JMP 467 *JUMP TO DISP/
        ORG 1060/
 8
        JMP 403 *JUMP TO BL/
        JMP 413 *JUMP TO DZ
- 1
        JMP 417 *JUMP TO E/
10
        JMP VZ
11
12
        JMP 423 *JUMP TO I/
13
        JMP C/
14
        JMP 417 *JUMP TO E/
        JMP 584 * JUMP TO RESETB/
15
16
        END: EUF/
```

THE LINE HUMBER= 16

55		*SYMBOL TA		
		SYMBOL	ADDRESS	(VALUE)
	-	C	510	
		٧	514	

HUMBER OF FERNORS FOR PASS 1= 0

100	1000			1000
۳,	H	1,	-	-
		•	_	

1	* PATCH	PROGRAM	FOR DISPL	AY		
_2 _2				ORG	510	
)	516	.402	L	OTR	2,103	*OUTPUT 103 TO 2
,	511	+03				Section F. Proposition 1 Proposition 1
	512	391		IMF.	467	*JUMP TO DISP
Ť	513	967				
*	514	302	Ŋ.	OTR	2,126	*OUTPUT 127 TO €
	510	126				CONTRACTOR OF THE STATE OF THE
17.0	5.1r	201		JMP	467	*JUMP TO DISP
	*. i . ·	967				Contraction of the Contraction o
**				ORG	1060	
	. 15,11	20.		JMP	403	*JUMP TO BL
:;		- 663				
i,	144.	201		JMP	413	*JUMP TO D
	1063	613				
1 6	1064	201		JMP	417	÷JUMP TO E
10	1065	017				- 200
11	1066	201		JMP	V	
11	1067	114				
13	1076	PØ1		JMP	423	*JUMP TO I
12	1071	023				300 E C E C E C E C E C E C E C E C E C E
. 3	1477	:01		JMP	C	
1.3	1070	110				
1.4	10/4	201		JMP	417	*JUMP TO E
14	1075	917				
1.5	1076	201 -		JMP	504	* JUMP TO RESETB
15	1077	104				
`				END		
)						

ASSEMBLY LANGUAGE INSTRUCTIONS

ACCUMULATOR INSTRUCTIONS:

Skip on Bit N=1	SBS	N	ØØ	Ø 1 Ø	. Ŋ .
Skip on Bit N=∅	SBZ	N	ØØ	110	N,
Set Bit N	SBN	N	ØØ	100	Ν,
Clear Bit N	CBN	N	10	100	Ņ
Increment ACC (Binary)	INB		09	ØØØ	ØØØ
Increment ACC (Decimal)	IND		ØØ	ØØØ	Ø1Ø
Decrement ACC (Binary)	DEB		ØØ	ØØØ	ØØ1
Decrement ACC (Decimal)	DED		ØØ	ØØØ	Ø11
Clear ACC	CLA		ØØ	ØØØ	100
Complement ACC	CMA		ØØ	ØØØ	101
Left Shift ACC	LSA		ØØ	ØØØ	110
Right Shift ACC	RSA		ØØ	ØØØ	111
Load ACC with ROM DATA *	LDR	DATA		ØØ1	
				DATA	
Skip on E=1	SES		70.00	Ø11	
Skip on E=∅	SEZ		ØØ	111	111
Set E	STE		1 p	11ø	100
Clear E	CLE		1ø	110	101

REGISTER AND I/O INSTRUCTIONS:

Load ACC From Register R	LDA	R	Ø1 1Ø, R,
Load ACC Indexed	LDI	Z	11 10, 7.
Store ACC At Register R	STA	R	Ø1 11, R
Store ACC Indexed	STI	Z	· 11 11 R
Input To ACC From DS	INA	DS	Ø1 ØØ. DS:
Output ACC To DS	OTA	DS	Ø1 Ø1, DS
Store ROM DATA At Register R*	STR	R,DATA	11 01 R
			DATA
Output ROM DATA To DS*	OTR	DS,DATA	11 ØØ DS
			. DATA .

Set Control K	STC	K	ØØ 1Ø1 , K ,
Clear Control K	CLE	K	1Ø 1Ø1 , K ,
Skip On Flag J=1	SFS	J	ØB Ø11 LJ.
Skip On Flag J=∅	SFZ	J	ØØ 111 , J ,
COMPARATOR INSTRUCTIONS:			

Skip	On	ACC	>RO	SGT	ØØ	ØØ1	ØØØ
Skip	On	ACC	<ro< td=""><td>SLT</td><td>ØØ</td><td>ØØ1</td><td>ØØ1</td></ro<>	SLT	ØØ	ØØ1	ØØ1
Skip	on	ACC	= RO	SEQ	ØØ	ØØ1	Ø1Ø
Skip	On	ACC	≽RO	SGE	ØØ	ØØ1	101
Skip	On	ACC	≼RO	SLE	ØØ	ØØ1	100
Skip	On	ACC	# RO	SNE	ØØ	ØØ1	110
Skip	On	ACC	= 0	SAZ	ØØ	ØØ1	Ø11
Skip	On	ACC	# 0	SAN	ØØ	ØØ1	111

PROGRAM CONTROL INSTRUCTIONS:

Jump To Address	JMP ADDRESS	10 000 PN +
Jump Indirect To Address	JAI U	10 010 U
Jump Sub T Address *	JSB ADDRESS	10 001 PN+ OFFSET
Jump Indirect Sub To Address	JAS U	10 011, U
Return From Subroutine	RTS	10 111 000
Return From Interrupt and Enable Interrrupt	RTE	10 110 001
Return From Interrupt	RTI	10 1 10 000
No Operation	NOP	Ø1 Ø11 111
Disable The Interrupt	DSI	10 101 111
Enable The Interrupt	ENI	ØØ 1Ø1 111

^{*} Double Byte Instructions

Kamran Firooz October 21., 1974

⁺ PN = Page no.

NANO PROCESSOR LOADER

Nano Processor loader is a program that loads the object files produced by the Nano Processor Assembler and stored on cassette tapes into the ROM-RAM Simulator. At the beginning of the execution the calculator questions the file number where the object file is stored. Then it askes;

"PATCH LOADING?"

If the reply is negative all of the unused locations of the object file will be loaded by the code for instruction NOP (137). If patch loading was requested; only the assembled codes will be loaded.

Kamran Firooz Sept. 1974

Example:

Consider the program given on the following page. In order to load the object file of this program into ROM-RAM Simulator, load the Loader program into the calculator and RUN EXECUTE.

"FILE NO.?"

6

"PATCH LOADING"

N

Since the answer to the latter question was negative locations \emptyset to 507, and 520 to 1057 and 1100 to 1777 will be filled by the code for NOP. (137 oct.)

However, if the reply was " \underline{Y} " the only locations effected in the ROM-RAM would be 510 to 517 and 1060 to 1077. Rest of the memory would remain unchanged.

This feature of the loader can be used to combine (PATCH) object files of different source programs.

53

13.5	1	e sufic	eth ni Pied	FOR DIS	el äv		
	•	11111111		1 200 2130	ORG	510	
		5:0	302	1	OTE	2,103	*0UTPUT 103 TO 2
		511	103				
	1	512	201		HI-IF-	41.7	FJUME TO DISE
		513	067				
	÷.	5 4	30.2	V	OTE	2:126	+OUTPUT 127 TO 2
		5	126		V2552	CA CHICAGO	
	1.	516	501		JMP	467	≠JUMP TO DISP
	۲	517	061				
		2, 2	0.1		ORG	1060	unite its Bi
	41	4 (45)	501		JMP	403	*JUMP TO BL
	23	1051	0 0 3		IMO	***	WILLIAMS CO. To
	***	06.2	201		JMP	413	¥JUMP f0 D
	9 10	1063 1064	013 201		1600	417	* HIMD TO C
	10	1065	017		JMP	417	∗JUMP TO E
	11	IDEL	201		UMP	٧	
	11	DE.	114		DIT.	Υ	
	1	1976	201		JMP	423	*JUMP TO I
	1.2	1171	524		ψ111	7 6	**************************************
	1	1472	201		JMP	C	
	12 13 13	3.3	114		SW-1.11	_	
	:4	4	201		JMP	417	*JUMP TO E
	1.4	1645	017				
	15	1.1.6	201		JHP	504	* JUMP TO RESETB
	15	277	104				
					END		
)						5,4
	6.						

NUMBER OF INFORE FOR PASS 2= 0

			•
			•
			•
			•
			•
			•
			٠
,			•

H P PRIVATE

H PRIMAR


THE FOLLOWING IS A DOCUMENTATION OF THE NANO PROCESSOR ASSEMBLER AND LOADER WRITTEN FOR H.P. 2100 COMPUTERS. Two programs for TRANSFERRING SOURCE PROGRAMS FROM 9830 TO 2100, AND TRANSFERRING OBJECT FILES FROM 2100 TO 9830 ARE ALSO INCLUDED.

PLEASE BEAR IN MIND THAT NANO PROCESSOR MATERIALS ARE H.P. PRIVATE.

FOR FURTHER INFORMATION, RECOMMENDATIONS OR IN CASE OF DIFFICULTY PLEASE CONTACT KAMRAN FIROOZ AT

303-667-5000 Ext. 2873

DECEMBER/1974



NANO PROCESSOR ASSEMBLER

PURPOSE: To assemble a source program for the

Nano Processor using an HP 2100 Computer

MEMORY REQUIREMENTS: 16K

SYSTEM REQUIREMENT: DOS III

Kamran Firooz December, 1974 DESCRIPTION: The Nano Processor Assembler is an absolute assembler designed to assemble source programs stored on a disk and to generate equivalent object code files. A loader program can then be used to load these binary files into a ROM-RAM Simulator, or a PROM. The assembling is performed in two passes. Pass one searches for user defined symbols, and pass two translates the mnemonic source program statements to their equivalent binary codes.

These binary codes are stored in an array called the object file. At the end of pass 2 the object file is stored on the disk. The file name where this array will be stored is requested at the beginning of the program. ASSEMBLER OPTIONS: The following questions are asked at the beginning of execution:

"LISTING?"

If the response to this option is "YES" the Logical Unit where the listing must be done is requested; otherwise, listing of both passes will be suppressed. In this case all of the assembly and error messages will be listed on Logical Unit 1 (CRT).

Next question is:

"OBJECT FILE NAME?"

Object file must be a binary file of at least 8 sectors. These files can be created prior to the execution of the assembler ly using the following command:

:ST,B,name,8

If the number of sectors in the file is less than 8, the computer will display:

"FILE name IS TOO SMALL"

"OBJECT FILE'S NAME?"

Note that the type of file is not searched by the assembler, any type of file other than Binary File will result in an error at the time of storing the object codes into the object file (at the end of Pass 11).

The following questions are asked next:

"HOW MANY SOURCE FILES?"

"ENTER SOURCE FILE'S NAME?"

Up to five source files can be given. The assembler will assemble the source files in the order that file names are entered. Only one file name should be given at a time. If more files are needed the computer will display:

"ENTER SOURCE FILF'S NAME?"

If any of the Source Files are not found on the disk, the computer will display:

"FILE name NOT FOUND"

"ENTER SOURCE FILE'S NAME?"

After all of the Source Files are entered, the assembler starts to assemble the given Source Files.

OBJECT FILE: Object file is an array that holds the binary codes of the assembled source program. At the end of pass 2 this file is stored in a binary file of the disk. A loader program can then be used to load the object file to a ROM-RAM Simulator, or a ROM.

Object file is a 1024 X 1 array. Each location of this file will hold the object code for that location. For example; location 16 will hold the code that must be stored on location 15 of the ROM.

(Due to the fact that the array starts from 1 and not Ø, all locations are decremented by one by the "LOADER").

Since object file has only 1024 locations, caution must be taken not to exceed location 1777 octal.

For example; the code that must be stored on location 2150 octal will be stored on location 150 octal. (11'th bit is truncated); however the address would appear as 2150 in the assembler listing.

At the beginning of the assembling all of the locations of the object file are initialized to to (code for NOR). During the assembling 137 is over written by other codes; however, the locations not used will remain as 137. This feature is used by the loader for "PATCH ASSEMBLING". For further information refer to "NANO PROCESSOR LOADER".

PROGRAM SOURCE FILES: As the name implies, program source files are files stored on the disk that contain the source programs. These files can be generated or edited using standard HP 2100 editor or any other available editors (CRTED for example).

Up to five files can be assembled at one time. If more than one file is used, an EOF statement <u>must</u> designate the termination of each file.

USER DEFINED TABLE: User defined table is an array that holds the numerical value or the address of the labels. During pass 1 all the labels are stored in this array. In pass 2, everytime an alphabetical operand is found, the assembler performs a linear search into the user defined table to find the value or the address of the operand.

Maximum length of the user defined table is <u>256</u> labels. Exceeding this limit would cause the assembler to print error messages, and any label encountered will be ignored.

During the second pass, if any of the ignored labels are referenced, the assembler will print "Undefined Label" error message.

GENERAL FORMAT: Each line of the program consists of one or more separate fields. These fields are: <u>Label</u>, <u>Opcode</u>, <u>Operand</u>, and <u>Comments</u>. For the convenience of the user these fields are separated by <u>one</u> or more blank spaces. The following is a brief description of each one of these fields.

LABEL: Label is a symbolic name that provides the ability to refer to the instruction or the value generated by the instruction. For example, in the instruction:

START LDA REG17

START is the label, and it holds the address of the location where this instruction is stored on the ROM.

But in the instruction:

REG17 OCT 17

REG17 is a label that holds the numerical value assigned to it by the OCT instruction.

The first letter of a label must be alphabetical, and the total length of the label cannot exceed 5 characters. If the first character of an instruction is blank the assembler assumes that there is no label present. Repeated labels cause the assembler to print an error message.

OPCODE: Opcodes are mnemonic operation codes stored in the permanent symbol table that are recognized by the assembler and translated as machine instructions or Pseudo-instructions.

MACHINE INSTRUCTIONS: Machine instructions are those instructions that the Nano Processor can execute to perform a specific task. The assembler translates these instructions to their binary codes.

There are three types of machine instructions:

Type 1:

Single byte instructions that are selfdefined and do not require an operand.

For example:

CLA * CLEAR ACC

STE * Set extend register

RTS * Return from Subroutine

ENI * Enable the intrupt

INB * Increment the ACC in Binary

SLE * Skip if ACC < to register 0

Type 2:

Single byte instructions that require an Operand.

For example:

SBS 5 * Skip if Bit 5 of the ACC is set

CBN BIT4 * Clear Bit4 of the ACC

INA DS5 * Input to ACC from Device 5

Type 3:

Double byte instructions that must be accompanied by an Operand -

For example:

OTR 2,DATA * Output ROM Data to Device 2

STR R5, FOUR * Store FOUR Into Register 5

JMP GOOD * Jump to Location GOOD

JSB ADD * Jump to Subroutine ADD

PSEUDO INSTRUCTION: Pseudo instructions perform two types of tasks:

Type 1:

They provide information to the assembler about the program being assembled, such as ORG, EOF, END

Type 2:

They allow the definition of constants, such as OCT, DEC, BCD. Obviously, type 2 of the Pseudo Instruction must be accompanied by a label and an Operand, since it is assigning the numerical value of the Operand to the label.

OPERAND: Some instructions require the designation of an Operand. This Operand could be a destination address in a JMP instruction or the numerical value of a Label in an assign instruction. There are three types of Operands:

Type 1 - NUMERICAL VALUE:

This type of Operand is used in a type 2 instruction code, or in a Constant Define Pseudo instruction.

Note: all numericalus are taken as OCTAL except in BCD on DEC previder unit For example:

* LOAD ACC FROM REGISTER 5

SFZ 4 * SKIP IF FLAG 4 IS ZERO

REG14 OCT 14 * ASSIGN VALUE OF 14 TO

* THE LABEL REG14

JMP 377 * JUMP TO LOCATION 377

LDR 20 * LOAD ACC FROM ROM DATA 20

This type of Operand has to be numerical. If they are being used in a type 2 instruction they cannot exceed 7 or 17 (OCTAL); if they are being used in a define constant instruction their octal value should not exceed 377.

The following Operands are acceptable:

* CLEAR BIT 5 OF ACC CBN 5 * STORE ACC IN REGISTER 16 STA 16 * OCTAL 167 167 OCT AA * OCTAL 372 250 BB DEC * OCTAL 231 BCD 89 CC

However the following Operands will cause error messages:

SBN 20 SET BIT 20 OF ACC

(Accumulator has only 8 bits.)

S	FS 14		SKIP IF FLAG 14 IS SET
			(There are only 8 flags.)
DD	OCT	19	(Unacceptable octal numbers.)
EE	DEC	340	(Exceed 377 octal.)
FF	BCD	140	(Exceed 377 octal.)

Type 2. SYMBOLIC ADDRESS OR SYMBOLIC VALUE:

This type of Operand is used in jump to subroutine instructions or in a type 2 opcode instruction.

For example:

JMP LOOP

JSB ADDNG

JBN BIT4

LDA RIZ

STA R6

JAI INDI

This type of Operand follows the same Syntax rules as the Label; that is, it must begin with an alphabetical character and must be less than or equal to 5 characters long. These Operands must be defined somewhere in the program as addresses or constants.

Type 3 - SYMBOLIC OR NUMERICAL VALUE:

This type of Operand is a mixture of type 1 and type 2 Operands, and it is used in type 3 instructions.

For example:

STR R4, FORTY

STR 4, FORTY

STR R4,40

STR 4,40

As the above examples indicate, this type of Operand consists of two separate fields. These fields are separated from each other by a ",", and there should be <u>no</u> blank space anywhere in the Operand Field. The symbolic portion of Operand follows the same rules as type 1 of the Operands.

COMMENTS: The comment field allows the user to transcribe comments on the list output produced by the assembler. The comments field must begin with an asterisk. This field could start at the beginning of a line, such as:

* THIS IS ONLY A COMMENT

or after the Opcode or Operand

AGAIN CLE * CLEAR EXTEND REGISTER

Comments are ignored during pass one.

If an "*" occurs at the beginning of a line, the entire line is assumed to be a comment.

If a comment starts at the beginning of a line, up to 64 characters can be used in each line. If a comment begins after an Opcode or Operand, up to 28 characters will be printed and remainder will be truncated.

ERROR MESSAGES: For the convenience of the user, the assembler will print error messages if any error are encountered. Along with the message, the line number where the error occured is printed.

PSEUDO OPCODES:

ORG:

ORG is a Pseudo Opcode that provides absolute program origin or starting address of a segment of a program.

The operand of the ORG <u>must be an octal</u> number. If no ORG is encountered the assembler assumes the starting address to be zero.

EOF: An EOF statement notifies the assembler that the physical end of file has been reached. This causes the assembler to load the next source file.

END: End terminates the source language program.

Note that ORG, EOF, and END are not executable statements; therefore, any reference to these instructions would cause an error.

OCT: OCT is a defining opcode that equates
the numerical value of the operand to
the label. Obviously, the operand needs
to be an octal number.

DEC: DEC Pseudo Opcode is another defining

statement that converts the numerical value of the operand to octal and equates the converted number to the label.

BCD: BCD is a pseudo opcode that converts the numerical value of the operand from BCD to its octal equivalent. Each digit of the operand is taken as a 4 bit BCD number.

For example, in the following statement:

TAG BCD 38

The assembler separates the number 38 to 3 and 8 as $\emptyset\emptyset11\ 1\emptyset\emptyset\emptyset$.

This number is then converted to octal $\emptyset\emptyset$ 111 $\emptyset\emptyset\emptyset$ ($\emptyset7\emptyset$). Note that the operand cannot exceed two digits.

EXAMPLES

The following examples are given in an attempt to familiarize the user with the NANO PROCESSOR ASSEMBLER.

EXAMPLE I

The following program will add the contents of Register 5 and Register 6 and store the result on Register 6.

The source program was generated by the "CRTED EDITOR" and stored on File NPEX1 of a disk.

PAGE 0001

```
MANO PROCESSOR MOSEMBLER
3001
                 EMAMPLE 1
0002
ម្ចាប់ម៉ូ្
0004
0005
           THIS PROGRAM HDDS THE CONTENTS OF REGISTER 5 TO THE
0006
           CONTENTS OF REGISTER 6 AND STORE THE RESULT IN REGISTER 6.
BBB7
8000
00009
0010
      LOOP LDA R5 *LOAD ACC FROM REG. 5
0011
       DED *DECREMENT IN DECIMAL
0012
       SAN #SKIP IF ACC #0
0013
       JMP OUT *(END OF ROUTINE)
0014
       STA R5 *STORE THE ACC IN R5
0015
       LDA R6 *LOAD ACC-FROM REG. 6
0016
       IND *INCREMENT IN DECIMAL
0017
       STA R6 *STORE ACC AT REGISTER 6
0018
       JMP LOOP
0019
           PEPEAT THE DECREMENT AND INCREMENT ROUTINE
0020
      UUT LDA R6
0021
0022
       INT
       SIN RG *R6 HAS THE SUM
0023
      RS OCT 5 *DEFINE R5 AS OFTAL 5
0024
      06 00 L 6
0025
       EHT
0026
0027
        EUF
```

Load the assembler into the 2100 as follow;

:PR,NPA

After the program is loaded the computer will display;

YES

1.

HICT FOR OUTPUT 9

6

THE MINE OF

OBJ1

TOURCE FILES O

1

IT THE COUNCE FILE'S NAME

NPEX1

At this point the source program stored on File NPEX1 is loaded and the following pages are printed on the printer (Logical Unit 6).

) ≤ (visit Thid E=

SYMETH	COURTS OF VALUE
	ķiri il ir j
46,FF	Oug LS
F	£ 610.1
10.15	1010100

NO OF EXHARS FOR PASS 1 = 0

54 Table 19

```
MARIO EMINET SSOR HESSELLS ER
              Friedline i
 4 +
         THE ENGINEER ADDS THE CONTACTS OF PEGISTER 5 TO THE
         CONTENTS OF RECISTER 6 AND STORY THE RESULT IN REGISTER 6.
 -
 9
111 1
                                              *LOAD ACC FROM REG. 5
           145 LOOP
                        1.00
    11111461
1 1
                                              *DECREMENT IN DECIMAL
12
    in it:
           Mrs.
                         11-11
13,6062
14,6063
                                              *SKIP IF ACC #0
           917
                        SHH
                         JMP
                              OUT
                                              *(END OF ROUTINE)
           2100
14
    MHH4
           913
                                              *STORE THE ACC IN R5
                        STA
                              115
15
    1965
           165
                                              *LOAD ACC FROM REG. 6
    Galler.
                        1. DA
                              RE
           1-46
16
                                              *IMCREMENT IN DECIMAL
17
   (Fift)
           1111
                        THD
                                              *STORE ACC AT REGISTER 6
    eiti i ei
           166
                         STH
                              ( to
18
                         JMP
                              111112
    0011
           250
. 9
    0012
          UUB
20 * REPEAT THE DECREMENT AND INCREMENT ROUTINE
21
    0013
          145
                GUT
                        LDH
                             E O
22
                         IND
    0014
          EHIC
                        STA
                              8.6
                                              *RE HAS THE SUM
    BALLY
          1 = :
14
                (£5)
                        TUE
                                              *DEFINE R5 AS OCTAL 5
                        CHET
25
                              6
                        EHU
26
```

HO OF ERRORS FOR PASS 2 = 0

EXAMPLE II

The following program examines 2 Direct Control lines (DC \emptyset - DC1) and based on their conditions displays a different message on an external display.

The editor listing and the assembler listings are provided on the following pages.

```
NAME PROCESSOR ASSEMBLER
HHH11
                  EXHIPLE 3
0000
วัดยว
HARIA
           PISILBY ROUTHE
8665
MHHS
的时时学
       SIR MIND #CLEAR REGISTER 1
មិចិចិន
      READ SER RO. 0 *CLEAR RO
DMUR
       SEC FLAGO *SKIP OF DCO IS SET
0010
        IMP PISPA FOISPLHY MESSAGE A
HULL
       SES FLAG1 #SKIP IF DC1 IS SET
HM 13
       AMP DISPE *DISPLAY MESSAGE B
HIP 3
       FHI *EMMBLE THE INTERRUPT
0014
       UMP READ *NEITHER FLAG IS SET
0015
      DISPA STE RO.40 *STORE 40 IN RO
HIT VIS
       LDH R1 *LOHD ACC FROM R1
gg: 7
       SLT *SKIP IF BCC <40
HILL B
       THE 1:10 ECLEBR THE POINTER
11019
      F111
BM, 1
       JUST READ
HH.
      DISPE STR RO:40
MP :
 123
       LDH FI
             *SKIP IF ACC > POINTER
       SUL
11124
       STR R1.40 #SET THE POINTER FOR B
0025
       F | | |
Mide
662.
       HIF EEDD
       DEG. 277 *IMTERPURT ROUTINE
MH28
       4TH R2
3029
      +K. THE CONTENTS OF ACC DURING INTERRUPT ROUTINE
инан
       INA DI «LORI ACC ERGM POINTER
0031
       OTA USB
0032
      *MUTTHIT ACC TO ADDRESS LATCH (DEVICE SELECT 0)
0033
0.034
       JA1 2
      BL OTR DS2,40 €OUTPUT A BLANK
0035
       JMP DISP
MACS.
      A OTR DS2,101 ≤OUTPUT "A" CODE
MMR7
       JMP DISP
0038
      D OTR DS2,104 *CUTPUT "D" CODE
0039
0040
       JMP DISP
      E OTR DS2,105 *OUTPUT "E" CODE
0041
       JMP DISP
0042
       TOTE DS2,111 *OUTPUT "I" CODE
MM43
       JMP DISP
0044
      K OTR DS2:114 *OUTPUT "K" CODE
MM45
       JMP DISP
HILL IN
      L OTR DS2:115 #CUTPUT "L" CODE
0047
        MAP DISP
0048
      N OTR DS2.116 #OUTPUT "N" CODE
0049
        JMT 1d13P
HETH
      0 OTE 2:117 *OUTPUT "O" CODE
0051
0052
        JMF DISP
      P OTE Z∗120 ⊀OUTPUT "P" CODE
0053
0054
        JHF DISE
      R OTE 2:122 *OUTPUT "R" CODE
0055
0056
        JMP DISE
       S OTE DSS:123 *OUTPUT "S" CODE
0057
0058
        JHP DISP
       Y OTR 2,131 *OUTPUT "Y" CODE
0059
       DISP OTR DS1,40 *OUTPUT A BLANK
0060
```

```
OTA USS #START THE DISPLAY
0061
0062
       UHB
       INE *DOODLE INCREMENT THE POINTER
9063
0064
0065
       STA I SEPTIMITE THE POINTER
0066
0067
       Liff
      MORD HUT WITH ITS VALUE BEFORE THE INTERRUPT OCCURED
9968
      MIDD ENT *ENABLE THE INTERRUPT
BBE.9
       RTL *RETURN FROM INTLERUPT
0070
      SETA SIR RIVE FRESET POINTER FOR A
0071
       JMF FILLD
0072
      SETE SIR R1,40 ** RESET POINTER FOR B
0073
       JMF MIDD
0074
       OHO 1000 FMESSAGE A
0075
       THE BL *BISPLAY A BLANK
0000
              *DISPLAY D
MA77
       JMF II
0078
        HIP T
               *DISPLAY
0079
       1111-
               *DISPLAY S
        11/17 P
               *DISPLAY F
BURB
        ant i.
               *DISPLAY L
DOG
      - 111F FI
               *DISPLAY H
0082
        JHP Y
               *DISPLAY 7
8888
       JHP EL
0084
0085
        JMP J
       JMP S
0080
        JMP BL
0097
BREE
        HIP O
`anas
        THE R
        THE SETS *RESET THE POINTER
0090
       URG 1840 FMESSAGE B
0091
0092
       JMP E
       JMP P
0093
0094
       JHF E
        JIP U
BB 95
DOME
        JITE E
0097
        JMP BL
        JMF I
0098
        IMP H
0099
        JMP BL
0100
        IMP D
0101
        JMP T
0103
        JMP 5
0103
        JMP F
0154
0105
        THE L
        JMP A
0106
0107
        JMF T
        JMP SETE
0108
0109
       EN DEL R
       RI OUT 1
0110
       R2 OCT 2
0111
       DSB OCT B
0112
0113
       DSI OCT 1
       DS2 OCT 2
0114
115
       DG3 OCT
       FLAGO OCT 0
0116
0117
       FLHGI OUT 1
0118
        END
```

1.

COMBUL THE C

71.211	HINDER DE CE	With LIE
e Lati	Ediction.	
HISPH	(10) 10	
ALERO	6167,71	
1-1-	FIRELT.	
14	DATE:	
11	5413	
	0417	
Ĺ	0423	
E	0427	
	0433	
: 1	0437	
	0443	
1-	0447	
F.	0453	
5	0457	
5	0453	
$\text{Dl} \ni F$	0465	
MIDD	0474	
SETA	0476	
SETE	0502	
F. FI	ange	
F- 1	F15151 1	
RŽ	Figure 2	
USO	ØØÐØ	
DE1	9991	
082	9992	
1193	0003	
FLAGE	0000	
FLHG1	0001	

NO OF ERRORS FOR PASS $1 = \emptyset$

40

```
1 * INHO PROCESSOR ASSEMBLER
 5 ÷ EXUMPLE 5
 3. 4
 4 +
    DISPLAY ROUTINE
   0000 Dai STR RIVE
                                      *CLEAR REGISTER 1
11
   ana1
        1011111
 \Xi
        320 READ STR
                                      *CLEAR RO
                        KE : B
 (7)
   DHAZ
        900
9 0003
                  SFS FLAGO
JMP DISPA
                                      *SKIP IF DOO IS SET
10 មិញជន
        939
                                      *DISPLAY MESSAGE A
14. 0005
        200
        015
031 SFS
200 JMP
11 9006
                                      *SKIP IF DC1 IS SET
                         FLAG1
DISPB
12 0007
                                       *DISPLAY MESSAGE B
13
   0010
         026
13
   0011
                                      *ENABLE THE INTERRUPT
                   EMI
14
   0012
         4177
                                      *NEITHER FLAG IS SET
                         PEFID
                    JMP
15
   0013
        200
        992
15
   0014
                         RØ:40
        320 DISPA STR
   0015
16
         040
    0016
16
                                *SKIP IF ACC <40
*CLEAR THE
                                      *LOAD ACC FROM R1
                    LDA
                         R1
        141
17
   0017
                     SLT
        011
18
   0020
                                      *CLEAR THE POINTER
                         1.0
                    STR
19
   0021
         321
19
   0022
         FIFTE
   0023
        057
                     EMI
20
                     THE
                         READ
21
    0024
         200
    0025
         002
21
                          R0,40
         320 DISPB STR
22
    MUZO
22
    0027
         040
                          R 1
                     LDA
    0030
         141
23
                                      *SKIP IF ACC > POINTER
    0031
         015
                     SGE
24
25
         321
                     STR
                         R1:40
    йй32
25
    0033
         040
                     EHI
26
    0034
         057
                          READ
                     JMP
27
    0035
         200
    0036
         992
27
                                      *INTERRUPT ROUTINE
                          377
                     ORG
28
         162
                     STA
                         F 2
   0377
29
30 *R2 HOLDS THE CONTENTS OF ACC DURING INTERRUPT ROUTINE
    0400 141 . LDA R1 *LOAD ACC FROM POINTER
31
                     OTA
                          DS0
        120
32
    0401
33 *OUTPUT ACC TO ADDRESS LATCH (DEVICE SELECT 0)
   0402
          222
              JAI
34
                         DS2:40
          392 BL
                     OTE
35
   0403
35
         040
   0407
                     JMP
                          DISF
36
    0405
         201
36
    9496
         1965
                         DS2,101 *OUTPUT "A" CODE
          302 A
                     OTE
37
    040.
 37
    0410
         101
 38
                     JMP
                         DISE
    0411
          2111
 38
    0412
          1315.5
                         DS2,104 *OUTPUT "D" CODE
                     OTE
 39
    0413
          302 D
39
    0414
         184
                         DISP
                     JMP
. 40
    0415
         201
    0416
         065
```

	41	0417	11.1	Œ	11:5	1682,185		*OUTPUT	• 🗒 ''	CODE	
	41	0420	195		1111	111.51					
	42	9421 9422	etrit.		1111	101 -01					
	43	6423	5.1	Ť	OTE	102:111		*OUTPUT	" I "	CODE	
	43	. 6424	11:								
	44	0425			JI P	DISP					100
	44 45	0425	455		137775	nes ita		CHEDIT	0.17.0	CAR	
	15	0421	- 3月子 114	ŀ	UTK	1132:114		*OUTPUT	fs.	CODE	
	11:	0431	301		JMP	DISP					
	16	04.32	17 6,								
	471	0433		i .,	UTE	1052:115		*OUTPUT	"L"	CODE	
	4.7	Ð.4.5€			112025	TOTAL TO					
	48	14 5	, DE		.11117	1115F					
	45	314 S	10.5	1-1	OTE	DS2:116		*OUTPUT	" N "	CODE	
	40	134-16	. 15	1.11	and the same	eromento a rom			i.Can	ememento tra	
	E.	0441	::61		JHE	DISF					
	e)	0442 0442	0.65	15	C. 1115	a 419		· OUTDUIT	0.50	CODE	
	51	0443 0444	31.12 11.7	Ū	OTE	2,117		*OUTPUT	Ü	CUDE	
	52	9445	71.1		JMP	NISF					
	52	9446	5-5				19	- 1			
_	53	11441	200	F	OLE	2:128		*OUTPUT	"F"	CODE	
	153	3456	1.1		18171	2. 4 25.25					
	54 54	045.1 045.1	. 91 955		Thit.	HISF					
	55	6455 6455	382	F.	0.18	2:122		*OUTPUT	"E"	CODE	
	55	0454	122		C1007012				1500		
	50	1141	1:1		JHP	DISP					
	55	9450	4165	-		nee too		· OUTBUT	0.50	CODE	
	57 57	0457 0460	302 123	S	UTE	DS2:123		*OUTPUT	÷	CODE	
	58	0461	201		JHF	DISP					
	58	0462	065	**	2111						
	59	04E3	302	Y'	OTR	2:131		*CUTPUT	" Y "	CODE	3
	59	0464	131	45.4 25.25	25.400	100 a a 0					
	60 60	9465 9466	301 040	D15F	UIR	DS1:40					
	61	0467	123		OTA	DS3	21	*START '	THE 1	DISPLAY	
	62	0470	999		1145	Westernine -					
	5.3	9471	999		THE			*DOUBLE	THO	REMENT TH	E POINTE
	64	.6									
	65	11-1-12	17.1		STH	a		*UPDATE	THE	POTHIER	
	67	U473			LDH			201 2011 L	1.1.16		
	6.6	·.OAD	FICE HI	TH 115			THE	INTERRUPT			
	E9	0479		MIDD	EHL					INTERRUP	
	70 71	0475	. 1 17	erro	119	P1.0				1 INTERRU	-1
	171	0476 0477	331 UUU	SETA	2116	L 1 4 E		*RESET	CITIA	IER FUR H	
	72	9590	201		Jidis	HIDD					
	72 72 73	0501	974								
4	73	6508		SETE	SIR	R1:40					
	73	8503 8503	040		- cparts	MITON		.3			
	74.	0504	201		1141-	MIDD					

9	`					
	74	3595	5-1			«несероге A
-	75			(I)	LUCK	*MESSAGE A ÷DISPLAY A BLANK
	76	1000	1	1.12.	1:1	PDISPLEM PORTON
	71€	(ED)	Marine.	0.00	n	*DISPLAY D
	77	100.	111	1111	D	WD4 D1 1111 D
	1 7	1 1411 1	613	15.117	7	*DISPLAY I
	7.7	111111	0.01	JHP	1	× 13 f -31 f-111 1
•	76	14119	1121	ME	**;	*DISPLAY S
	79	1000	=14.1	11/1:	- 14	
	79	1997	0.57	JMP	F.	*DISPLAY P
	88	1616	291 947	-111	1	and the best to be to the ad
	80	1011	201	JMF	L	*DISPLAY L
0	(4) 7.	1012 1012	833	-J111	3-	
0	81		260	(idf	H	*DISPLAY A
	E12:	111111	1111	11.11	4.0	
		141.4	-201	JMF	¥	*DISPLAY Y
		411	Let Fo	5111	1	
	95 84	1026	201	.ip[F	EL.	
0	54	1021	002	3 1.10		
•	95	1922	201	JHP	ī	
	35	1023	023			•
	50	1004	201	Jeff	9	
	86	10:5	657			
	87	1625	201	311F	EL	
0	07	1027	1134.5			
1	813	163a	111	11.11-	0	
	88	1031	0.13			
	89	1032	2131	THE	K	
	89	1033	(i)27			The second secon
	5449	1934	251	THE	SETFI	*RESET THE POINTER
0	90	1035	07E			A PART CAR CAR TO TO
	91			O KLa	1040	*MESSAGE B
	9.5	10:0	201	THE	E	
	92	1841	1117	11.15	p.f.	
	93	1042	3131	JMF	h	
			053	1001179	100	
٥,	94	1044	201	JHP	Η,	
	94	1045	953	16415	<u>(</u> 1	
	95	16146	201	JMF	1_1	
	95	1047	043	11415	F:	
	96	1056	201	1111	1.5	
	96	1051 1052	953 201	JHP	EL	
	97 97	1053	603	1521.00	47.34	
	98	1954	291	HH	Ţ	
	98	1055		-3.11		
	99	1056	201	JMP	H	
	99	11157	7			
•	100	1000	201	JMP	F3L	
•	100	1061	(117 S	55876 IV		
	γ_{01}	1062	. 101	JMP	D	
•	101	1063	013	control .	1000	
	102	1064	261	JHF'	I	
	102	1065	112			
0	103	1066	201	JMF	5	
0	103	1067	13057			
		707				War and the second seco

PAGE: 5 NEEX2 NANC	POCESOR ASSEMBLER HOV 1974
--------------------	----------------------------

104	1070	201		11:11	P	
104	1071	0.17				
105	1072	. 01		11:17		
105	1070	9713				
106	1074	2(1)		JULY	H	
196	1.675	1111,				
107	1076	201		714165	'Y'	
107	1077	1303				
108	1.1000	201		31415	SETE	
103	1101	1412				
109			RO	OCT	£1	
110	6		R1	OCT	ย 1	
111.			民艺	DOL	2	
112			DSO	001	(3)	
113			DS1	CICT	1	
114			$D \in \mathcal{Z}$	OCT	-	
115			DS3	OCT	3	
11			FLAGU	CICT	Ē	
11			FLAGI	DUT	1	
- 8			n we continue	END		

NO OF ERRORS FOR PASS 2 = 0

EXAMPLE III

The following example will demonstrate the "PATCH ASSEMBLING feature of the NANO PROCESSOR ASSEMBLER and LOADER.

Suppose it is desirable to change the message B of the example $\ensuremath{\text{2}}$

"ERROR IN DISPLAY"

TO:

"ERROR IN DEVICE"

A short program such as the one following could accomplish the desired change.

	-7.	Hran	, PHILESS	the Life	STREET FR	
- į		rationers:	Latinidi'Li		The state of the s	
S	4		4_44444			
4						
12		F. Film H	MEDIAN IN	Fift	10 SEL 6Y	PROGRAM GIVEN ON EMANPLE 2
		1, 1,155 1125				Transferrit Markett Will action to a
67 8 9	÷					
F				1181,	L. I. Et	
- 9	9510	3.13	C	OTE	2.103	*OUTPUT CODE FOR "C" TO DS2
9	9511					Committee of the order Committee Section (Committee order or Committee
16				JigP	467	*JUMP TO DISP
10				7		
1.1			1.7	OTE	2 - 126	*OUTPUT CODE FOR "V"
1.1	9515	1.26				
1.3	0510	201		JHP	467	
12	(, t) + 7	66.7				
12 13				DRU	1060	
1.3	1666	_01		JHE	493	*JMP TO BL
1 .3	18151	1193				
				JHP	413	*JMP TO D
15	1063					
16				JMF	417	*JMP TO E
16						
17				. Hill?	7	
1 7						
				Thit,	42.3	*JMP TO I
18	1071	023		LECTOR PLAN		
19	1072			JIME	1	
19						
26		201		JMF	417	*JMP TO E
20				11.10	per la co	The second of th
$\frac{21}{2}$	1076			JIP	594	*JMP TO SETE
21	1077	1/4				
3.				$\vdash_{\Gamma} \vdash \Gamma$		

NO OF ERRORS FOR PASS 2 = 0

ASSEMBLY LANGUAGE INSTRUCTIONS

ACCUMULATOR INSTRUCTIONS:

Skip on Bit N=1	SBS N	ØØ Ø1Ø .N.
Skip on Bit N=∅	SBZ N	99 119 IN.
Set Bit N	SBN N	DO IND . N.
Clear Bit N	CBN N	$1 \not 0 1 \not 0 \not 0 N$
Increment ACC (Binary)	INB	ha bab bab
Increment ACC (Decimal)	IND	pp ppp plp
Decrement ACC (Binary)	DEB	on one one
Decrement ACC (Decimal)	DED	// //p 011
Clear ACC	CLA	an and 180
Complement ACC	CMA	DO DOD 101
Left Shift ACC	LSA	øp pøp 119
Right Shift ACC	RSA	BØ ØØØ 111
Load ACC with ROM DATA *	· LDR DATA	11 881 111
		DATA 00 011 111
Skip on E=1	SES	*C-830 343 40
Skip on E=∅	SEZ	99 111 111
Set E	STE	19 119 199
Clear E	CLE	10 110 101

REGISTER AND I/O INSTRUCTIONS:

Load ACC From Register R	LDA	R	91	1 Ø .	R
Load ACC Indexed	LDI	Z	11	lø,	7. ,
Store ACC At Register R	STA	R	#1	li,	R_{-1}
	STI	Ζ	11	11	R_{\perp}
Input To ACC From DS	INA	DS	01	g g	DS;
Output ACC To DS	OTA	ns	$\emptyset 1$	Ø1,	DS;
Store ROM DATA At Register R*	STR	R, DATA	11	01	R
			1	DATA	- 1
Output ROM DATA To DS*	OTR	DS, DATA	11	ØØ	DS
output non bring to be			ī	DATA	1

Set Control K	STC	K	P 1'
Clear Control K	CLC	K	1:
Skip On Flag J=1	SFS	J	\$ * ±*
Skip On Flag J=∅	SFZ	J	Ç. ı
COMPARATOR INSTRUCTIONS:			
Skip On ACC >RØ	SGT		99
Skip On ACC <r∅< td=""><td>SLT</td><td></td><td>P. F</td></r∅<>	SLT		P. F
Skip on ACC = RØ	SEQ		97
Skip On ACC ∍RØ	SGE		P i'
Skip On ACC ≼RØ	SLE		Pr
Skip On ACC #RØ	SNE		Ø: 1
Skip On ACC = ∅	SAZ		\vec{r} :
Skip On ACC # Ø	SAN		F ?
PROGRAM CONTROL INSTRUCTIONS:			
Jump To Address	JMP	ADDRESS	27
Jump Indirect To Address	JAI	U	11
Jump Sub To Address*	JSB	ADDRESS	1.7
Jump Indirect Sub To Address	JAS	U	18 4
Return From Subroutine	RTS		17
Return From Interrupt and Enable Interrrupt	RTE		10 0
Return From Interrupt	RTI		17
No Operation	NOP		£: ;
Dissable The Interrupt	DSI		17
Enable The Interrupt	ENI		27.
* Double Ryte Instructions			

^{*} Double Byte Instructions

Kamran Fire: October 21, 12

⁺ PN = Page no.

NANO PROCESSOR LOADER (NPL) (Using H.P. 2100 Computer)

Nano Processor Loader is a program that loads the object codes produced by the Nano Processor Assembler and stored on a Binary File of a disk into a ROM-RAM Simulator. At the beginning of the execution the computer questions the I/O slot where the ASCII Card is placed, and then the file name where the object file is stored is asked:

Next question is;

"PATCH LOADING?"

If the reply is negative, all of the unused locations of the object file will be loaded by the code for instruction NOP (137 octal). If patch loading was requested; only the assembled codes will be loaded and all usused locations will remain unchanged.

Kamran Firooz December/1974 Example:

Consider the program given on the following page. In order to load the object file of this program into ROM-RAM Simulator, load the Loader program into the computer and RUN EXECUTE.

"OBJECT FILES'S NAME"

OBJ1

"PATCH LOADING?"

NO

Since the answer to the latter question was negative, locations \emptyset to 507, and 520 to 1057 and 1100 to 1777 will be filled by the code for NOP.

However, if the reply were "Y" the only locations affected in the ROM-RAM would be 510 to 517 and 1060 to 1077. The rest of the memory would remain unchanged.

This feature of the loader can be used to combine (PATCH) object files of different source programs.

Kamran Firooz December/1974

TELEVITE FOR EAST OF THE CHIBLER FYMHPLT 3

FAILH PROGRAM FOR BESPLAY PROGRAM GIVEN ON EXAMPLE 2

-3- 14

ţ.					110						m.sr.	n - n		T100-01	
9 9	1157 . 11	. 27	£.	i) He	2 103			*QUTE	111	CUDE	FUK	· Inc	; 1_1	1154	
	05.11	1,1		O SYSUEY					e mage	TITO					
11:	0512	201		71415	467			*JUMF	11	l Dioi					
10	PF1 5	DE.Z		1.02	110, 2100			*OUTF	1117	CONC	COO				
11.	1.514	313.2	1,1	OIE	2)126			+11011	7.1	17010	F UP.	3			
11'.	HULL C	-26		and the	4 (10.00)										
12	915 ·	2011		1111	157										
1,7	11c+1	10		7100	1025										
1.3		34		URG	1060			* 1111	TO	Et!					
14	1 Dead			1011-	403			26.5.1111	3 52	le! Inc					
14	105	4.143		JHF	413			4ML®	ΤO	FI					
15	1969	101		2111	7 1.2			1111	14.1	7.7					
15	1063 1054	201		.11412	417		9	+ 11/17	Tii	-					
16 16	1665	017	2 0.0	5.11.11	1 4 1			7.7							
17	1060	101		.11915	4.0										
17	[131]	11:		.02014											
16	1076	. i.i.		HAP	4.23			*JMP	TIL	7					
18	1(4.)	uB.		80.8											
1 2	LEP.	201	· ·	1112	1.										
19	1970	110													
266	1074	201		JMP	-117			#JMP	TO	Ξ					
20	1075	617													
21	111.6	25.1		!1 1F1	1114			美国社	70	SETB					
21	16:	104													
30				HD											

HO OF ERRORS FOR PASS $2 = \emptyset$

(
•

•
•
•
•

This program enables the user to transfer his binary files from 2100 to a 9830 calculator. The object files produced by 2100 Nano Processor Assembler are first punched on paper tape as follows:

:DU,4, name

The punched binary tape can then be read by this program using a paper tape reader and stored on cassette tapes. The files stored by this program are compatable to the files produced by the 9830 Assembler, therefore, they can be loaded into a ROM-RAM Simulator using the 9830 Nano Processor loader program.

Kamran Firooz December/1974

```
Per RU. -- -- -- 2100 TO 9830 ----
LOURER NO WORKING FIREOUX DECEMBER 1974
TO FED
30 Mt 19
40 SEN
       ---:- PROGRAN READS AN OBJECT FILE PRODUCED BY THE 2100 NANO PROCESSOR
50 Pro PARCED ONE STORES THE FILE ON A CASSETTE TAPE.
BO MINIULISE FILES ARE COMPATABLE TO THE FILES PRODUCED BY THE 9830 ASSEMBLER
70 FUN INLEGEREN THEY CAN BE LOADED INTO A ROM-RAM SIMULATOR USING THE LOADER
30 SEA PROFERM.
90 DIM 0154 2561
9B K= 0
IO DIST TO SET CODE NUMBER";
GO L OF SCHOOL WATER LE HO. ";
46 DIPLO S
50 FOF 1=1 TO 5(m)
EL HERBYTEE
TO IF MAD THEM SOO.
180 NEXT I
90 GUTO 250
💯 JE MEZOU GHES SZG
   1-155
Lo FOR Jet 70 4
30 FOR J≕l 10 256
JO PEKEN
SB K=RF TEE
FIF HERETE.
70 IF P 256 THEN 390
20 February
590 46. is JT=P
.09 NEXT 1
16 NEXT -1
20 STORE DATE Lin
30 EMD
```

This program punches a source file generated by the Nano Processor Editor on paper tape using a paper tape punch. The paper tape can then be stored on a disk of 2100 computer as follows:

:ST,S,5, name

The stored program can be assembled using the 2100 Nano Processor Assembler (NPA).

In addition to this program, one may use the Terminal mode of a 9830 calculator to create or edit his programs, and then by using:

LISTX #select code number for punch.

Transfer the source program onto parer tape and then into a 2100.

Transfer of Source Programs from 9830 to 2190 can also be done by use of 9830 ASCII card interfaced to an HPIB card of a 2100 or the teletype plug.

Kamran Firooz December/1974

```
----- 9830 TO 2100 -----
 110 Mile J. Callege FIFOOZ DECEMBER 1974.
 120 Full
 130 965
 149 In the Indian PONCHES A SOURCE FILE GENERATED BY THE NANO PROCESSOR
 150 Plat Factor Of PHREE TAPE USING A PAPER TAPE PUNCH.
 1.0 813
 110 KER 14.1 PAPER THRE CAN THEN BE STORED ON A DISK OF A 2100 COMPUTER.
 ISO SEM 195 -TORED PROGRAM CAN BE ASSEMBLED USING THE 2100 MANO PROCESSOR
 190 K"TH WEST WELLER (NPA).
200 REI.
 210 JTM #H(1+4)/161/HH(321/N$[601
 220 Dist "CALECT CODE No.";
 230 INFH) (
 24r 2:3f "[[[[ 10."]
 250 THEFT
 . 50 LOAD DYTH 15A
 ~70 508U8 ~34
 280 FUR I=: 11140
 290 TEANSELL ALI-11 °O M≢
 300 F=F65.da=":"
 310 IF Cab rely 370
  ZM 145 = 16.1
  30 CLSUB 146
 340 itt=" "
 350 MF=WILLIAF+321
 360 66T0 500
 370 P=P05(M+, '/")
 380 IF P=0 THEN 410.
 390 N#=M#
 400 G05UB: 440
 410 MEXT 1
 420 GOSUB 530
 430 END
 440 N=P-INT((P/2)*2)
450 N=P-INT((P/2)*2)
460 KILF P
 470 P=P+1
480 WRITE ( : - - - ) HIELD - 1-11
 490 JF POSSILE "EOF" NEW THEN 420
5.06 IF HAD CHEN 520
 510 F-P-;
 520 RETURN
530 July 1=1 10 200
540 WELLE THE THEY TEUT
 550 HEZT 1
560 RLTU-H
```

APPENDIX

4.5 6

GENERAL INFORMATION

Nano Processor support materials may be ordered from LID at no charge. The Nano Processor User's Guide may be obtained by asking for drawing number A-5955-0331-1. Also a limited quanity of software material, ie 9830A EDITOR, ASSEMBLER, LOADER CASSETTE. and 2100 DOS III paper tape are available at no charge.

When ordering, specify one of the following; 9830A NANO PROCESSOR SOFTWARE CASSETTE P/N 5061-0768

> 2100 NANO PROCESSOR SOFTWARE PAPER TAPE P/N 5061-0769

These materials are limited, and when the supply is exhausted no more will be available. You may be able to check around your division for others who have these software materials.

-2-

NANO PROCESSOR

George Latham 7/29/75

"DATA BUS APPLICATION HINTS"

- I. Data bus rise time equations where "CD" is the total data bus capacitance external to the Nano Processor package.
 - A. "A" Chips Rise time = $7.7(C_D + 7)$ ns (CD in pF)
 - B. "B" Chips Rise Time = 9.6(C_D + 7)ns (C_D in pF)
 - C. "C" Chips (NO CONGER AVAILABLE)
 Rise Time = 11.5(CD +7)ns (CD in pF)
 - D. We will define data bus rise time as: r.t. (data). (to a 4.0 Volt level)
 - E. A max. loading of one T2L input (1.6mA) is allowed.
 - F. The data bus rise time is measured from the last data output low ("0") or from the last moment the ROM applies a zero on the data bus. It is therefore important to watch the time between TPA2 valid and TpGH (program gate) to be sure that the ROM does not glitch the data bus low just before a valid high ("1") is output by the ROM. It is reasonable to use maximum values of both TPA2 and TPGH at the same time.
 - G. The equations for interrelating these parameters are:
 - 1. ClK $\tau \ge r.t.$ (data) + T_{IP} + T_{DV} max.
 - 2. ClK T ≥ min. spec.
 - 3. ClK $\tau \ge T_{PA2} + T_{AA} + T_{IP}$ Note: T_{AA} include r.t.(data) to 4.0 Volts
 - 4. C1Kτ ≥ TpGH max.+ TEA + TIP

Reasonable values to use for T_{DV} max. (not speced) are: "A" Chip, 110ns; "B" Chips, 140ns; "C" Chips, 170ns.

- II. Other suggested Data Bus Pull-Up Methods.
 - A. The most simple pull-up method for greater data bus speeds is to connect a 10K resistor from each data bus to 12V or 9V for "A" or "B" ξ "C" chips respectively. This is permissible providing that the circuits on the data bus have a maximum voltage rating of at least 7.0 volts. One LS input is assumed (0.36mA). The principle of operation is that then N.P. output pull-up FETS will self-clamp the data bus to approximately 6.5 Volts using 10K ohm resistors. Design contants for this method are:

"A" Chips: r.t.(data) = $2.4 (C_D + 7)$ ns

"B" Chips: r.t.(data) = 3.6 (Cp + 7)ns

"C" Chips: r.t.(data) = 3.9 (CD + 7)ns (CD IN pF)

B. A faster yet method which yields a lower clamp voltage (=5.5 Volts max.) uses 7.5K ohm resistors connected as in part A, but also connects clamping Schottky diodes between the data bus and the 5 volts supply. Design contants for this method are:

"A" Chips: r.t.(data) = 2.2 (CD + 7)ns

"B" Chips: r.t.(data) = 3.1 (Cp + 7)ns

"C" Chips: r.t.(data) = 3.4 (CD + 7)ns (CD in pF).