



Sheet 2 of 11
 Page 1 upper



Sheet 2 of 11
 page 2 upper



sheet 2 of 11
page 3 upper

16	17		19		21	22
45	48	81	83	D2		

Pod_Int

Sys_Reset
DTACK


LDS_ Pg

AS
uP_Rwr

UDS
LDS

UDS_
Pg


DOBUF




uP_addr[1:23]

uP_data[0:15]

U49





U48



29	30	32	33	38	43	SYM	REVISIONS	APPROVED	DATE
						A	AS ISSUED	JS	

sheet 2 of 11
Page 4 upper







Buff_rd_ Pg 1

Buff_rd_

sheet 2 of 11
page 1 lower



sheet 2 of 11
page 2 lower





Parts on this schematic:

C37, 45, 254, 270, 282, 2
CR30, 34
J6, 7
R247, 278, 301, 432, 433,
RP6.1-.16, 13.2-.4, .7-.8
U30.1-2, 33, 35, 36, 38,
S1

Power & Ground connection

	U30,33,35	U36,38	U41
+5V	14	20	14,5
GND	7	10	16,1 56,5


sheet 2 of 11
page 3 lower



← FOR POWERUP MEMORY PROTECTION.
LOCATED NEAR U47 POWER PIN.

42, 443, 448, 600
.10, .13-.15
, 42, 47-49
U42 U47 U48,49
40 24 28
30,11 12 14

Page 4 Lower
Sheet 2 of 11

OWN BY JIM STRINGER	DATE 6/27/91	PROCESSOR & MEMORY	 HEWLETT PACKARD
ENGINEER			
PLEASE TO PROD.		TITLE	
PERSEDES DWG.		SCALE	SHEET 2 OF 11
			D-54600-66501-3