

# Keysight Technologies x1149 Boundary Scan Analyzer


Technical Overview



## Better Coverage, Better Diagnostics, Best-in-Class Usability

Boundary scan has become an indispensable technology as engineers like you face increasing test challenges. Keysight Technologies, Inc. is proud to introduce the new x1149 Boundary Scan Analyzer — bringing the best of our technology and vast test experience — to your workbench!

The x1149 boundary scan analyzer is a versatile yet simple to use tool that helps you all the way through from your design validation and prototyping phase to pre-ramp up and mass manufacturing.



## Key features

- Cover-Extend Technology (coverage on non-scan components)
- In-system programming for CPLD/FPGA
- Integrated scan-path linker
- Actionable pin-level failure reporting
- Built-in remote access via Ethernet
- 22.5 MHz test clock
- 4 dedicated TAP/IO ports

## Hardware


- 4-test access port (TAP) boundary scan controller
- Boundary scan TAP/IO ports
- Self-diagnostic clip
- 12 V power supply
- LAN cable
- USB cable
- HDMI cable with filter
- Ribbon cable 20-pin female-to-female
- CET module (accessory)

## Better Coverage

### Cover-Extend Technology (CET)

x1149 is the only bench top solution in the market that offers Cover-Extend Technology (CET). CET is a patented and award-winning\* innovation that combines boundary scan and capacitive-coupled sensing technology. (See inset on how it works.)

- Provides easy coverage
- Extends coverage for non-scan components
- No extra cost working with digital plug-in modules for connectors
- No hassle writing libraries
- Based upon Vectorless Test Extended Performance (VTEP), an industry-proven technology
- Auto-debug



### How does it work?

1. The VTEP sensor, which is able to capacitively pick up electrical signals, is placed on the component to be tested (e.g. a connector).
2. By controlling the test access port, users can control the boundary scan device to drive out stimulus signals.
3. The stimulus signal is delivered to the connector where the VTEP sensor is.
4. A defect (e.g. an open) in the path between the boundary scan device and the VTEP sensor will affect the stimulus signal that is bound for the sensor.
5. The result is captured and diagnosed by the x1149 Boundary Scan Analyzer and thus, the defect is detected!



\* Winner of TMW Best In Test 2009, Circuit Assembly NPI 2009, SMT Vision 2009, EMAsia Innovation 2009, SMT China Vision 2009, EDN Innovation 2008, IPC Innovative Technology Center Award 2008.

# Better Coverage

## In-System Programmer

Programming CPLDs and FPGAs has never been easier. With a built-in Standard Test And Programming Language (STAPL) player, programming these devices is as simple as executing a file.

The software accepts any of these file formats: STAPL, SVF, JAM and JBC which it takes and executes using the built-in engine. You can change the files as you go, making the implementation of In-system Programming simple while leveraging upon your efforts upstream.



## Integrated Scan Path Linker

With your integrated scan path linker, you have the power to maximize test coverage on interconnect nodes between scan chains by linking them into one; test coverage that you won't otherwise have if the chains were treated separately. During your debug, you may decide to keep the chains separate and break up a linked-up chain – the flexibility is yours!

Chain Name	Type	Device Count	Has OBL?	TDI	TD0	TMS	TCK	TRST	GND	Header	TAP Port	Remarks
U1,U4	Single	4		ANGELA_TDI	ANGELA_TDO	ANGELA_TMS	ANGELA_TCK	ANGELA_TRST_L	ACCOM	NA	1	
U106,U106	Single	1		CPLD_TDI	CPLD_TDO	CPLD_TMS	CPLD_TCK		ACCOM	NA	2	
U1,U106	Multi	5		ANGELA_TDI	CPLD_TDO	ANGELA_TMS	ANGELA_TCK		ACCOM	NA	1,2	

Pos	Name	Board Abbr	Part Number	BSDL	Package	OBL	TDI	TD0	TMS	TCK	TRST	Scan Typ
1	U1		\$2h090	scan2h090_bsd	PQFP_64		ANGELA_TDI	\$2N784	ANGELA_TMS	ANGELA_TCK	ANGELA_TRST	Full
2	U2		\$2h090	scan2h090_bsd	PQFP_64		\$2N784	DOT6_1_TDI	ANGELA_TMS	ANGELA_TCK	ANGELA_TRST	Full
3	U3		90004	scan90004_bsd	TQFP		DOT6_1_TDI	\$1N454	ANGELA_TMS	ANGELA_TCK	ANGELA_TRST	Full
4	U4		90004	scan90004_bsd	TQFP		\$1N454	ANGELA_TDO	ANGELA_TMS	ANGELA_TCK	ANGELA_TRST	Full
5	U106		nc95144k_disable	nc95144k_cs144i	cs144		CPLD_TDI	CPLD_TDO	CPLD_TMS	CPLD_TCK		Full

## IEEE 1149.6

Cover today's high speed digital networks such as AC-coupled differential lines. Your x1149 unit already comes with support for the IEEE 1149.6 standard.

Node Name	Commented	Restricted	Node Type	Action	Pins	Test Result	TPG Note
DOT62_IN0_N	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	U3.47,U4.14		
DOT62_IN0_P	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	U3.48,U4.13		
DOT62_IN1_N	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	U3.45,U4.16		
DOT62_IN1_P	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	U3.46,U4.15		
DOT62_OUT1_N	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	U4.45		

Chain Cell	Frame Cell?	Device Cell	Cell Type	Device	Pin	Node	Signature Type	Expected/Actual
18	<input checked="" type="checkbox"/>	18	Receiver	U4	16	DOT62_IN1_N	Normal	HLLLLLHHLH
19	<input checked="" type="checkbox"/>	19	Receiver	U4	15	DOT62_IN1_P	Normal	LHHHHLHLLH
20	<input checked="" type="checkbox"/>	20	Receiver	U4	14	DOT62_IN0_N	Normal	HLLLLLHHLH
21	<input checked="" type="checkbox"/>	21	Receiver	U4	13	DOT62_IN0_P	Normal	LHHHHLHHLH
27	<input checked="" type="checkbox"/>	6	Driver	U3	40	\$3N12	Normal	00001111000
27	<input checked="" type="checkbox"/>	6	Driver	U3	39	\$3N13	Negative	11110000111

# Better Coverage

## Shorted Capacitors

With the implementation of IEEE 1149.6 on advanced digital networks, you have the additional coverage on shorted coupling capacitors. The test effectiveness depends on the ability to properly manage the timing of state changes in relation to the time constant of the AC-coupled capacitor. All this is done automatically for you in the background.

The screenshot shows a 'Node List' window with the following data:

Node Name	Commented	Restricted	Node Type	Action	Pins	Test Result	TPG Note
\$3N10	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	U3.42,U4.19		Node "DOT62_IN2_P" is aliased to "\$3N10" Testing device "C23"
\$3N11	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	U3.41,U4.20		Node "DOT62_IN2_N" is aliased to "\$3N11" Testing device "C18"
\$3N12	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	U3.40,U4.21		Node "DOT62_IN3_P" is aliased to "\$3N12" Testing device "C16"
\$3N13	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	U3.39,U4.22		Node "DOT62_IN3_N" is aliased to "\$3N13" Testing device "C15"

Below the Node List is the 'Frame Debugger WaveForm Viewer' with radio buttons for 'All Cells', 'Only Frame Cells', and 'Only Failing Cells'. The table below shows the waveform data:

Chain Cell	Frame Cell?	Device Cell	Cell Type	Device	Pin	Node	Signature Type	Expected/Actual
14	<input checked="" type="checkbox"/>	14	Receiver	U4	22	\$3N13	Normal	LL/HH
15	<input checked="" type="checkbox"/>	15	Receiver	U4	21	\$3N12	Normal	LL/HH
16	<input checked="" type="checkbox"/>	16	Receiver	U4	20	\$3N11	Normal	LL/HH
17	<input checked="" type="checkbox"/>	17	Receiver	U4	19	\$3N10	Normal	LL/HH
27	<input checked="" type="checkbox"/>	6	Driver	U3	40	\$3N12	Normal	10
27	<input checked="" type="checkbox"/>	6	Driver	U3	39	\$3N13	Negative	01

## Pull-up/Pull-down Resistors

Modern board designs are peppered with either pull-up resistors or pull-down ones for purposes of termination, voltage divide, logic tie, etc. x1149 gives users coverage on these components as a default feature using the network of boundary scan cells to determine their presence.

The screenshot shows a 'Node List' window with the following data:

Node Name	Commented	Restricted	Node Type	Action	Pins	Test Result	DUT Device	Connected Pin	Fixed Node	TPG Note
DOT1_1_DE	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	R17.1,U1.16		R17	R17.2	+3_3V_A	Use "DOT1_1_DE" for pullup "R17"
DOT1_1_RE_L	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	R19.2,U1.17		R19	R19.1	GND	Use "DOT1_1_RE_L" for pulldown "R19"
DOT1_2_DE	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	R18.1,U2.16		R18	R18.2	+3_3V_A	Use "DOT1_2_DE" for pullup "R18"
DOT1_2_RE_L	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	R20.2,U2.17		R20	R20.1	GND	Use "DOT1_2_RE_L" for pulldown "R20"
DOT61_PEM0	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	R31.2,U3.1		R31	R31.1	+3_3V_A	Use "DOT61_PEM0" for pullup "R31"
DOT61_PEM1	<input type="checkbox"/>	<input type="checkbox"/>	SiliconNode	Test	R32.2,U3.2		R32	R32.1	+3_3V_A	Use "DOT61_PEM1" for pullup "R32"

Below the Node List is the 'Frame Debugger WaveForm Viewer' with radio buttons for 'All Cells', 'Only Frame Cells', and 'Only Failing Cells'. The table below shows the waveform data:

Chain Cell	Frame Cell?	Device Cell	Cell Type	Device	Pin	Node	Signature Type
43	<input checked="" type="checkbox"/>	1	Control_Receiver	U2	16	DOT1_2_DE	Normal
62	<input checked="" type="checkbox"/>	20	Receiver	U2	22	GND	Normal
71	<input checked="" type="checkbox"/>	29	Control_Receiver	U2	17	DOT1_2_RE_L	Normal
73	<input checked="" type="checkbox"/>	1	Control_Receiver	U1	16	DOT1_1_DE	Normal
92	<input checked="" type="checkbox"/>	20	Receiver	U1	22	GND	Normal
101	<input checked="" type="checkbox"/>	29	Control_Receiver	U1	17	DOT1_1_RE_L	Normal

## Silicon Nails

Got non-boundary-scan devices? No problem. Silicon nails test, or sometimes called cluster test, uses the boundary scan cells in the scan chain as drivers and/or receivers to stimulate non-boundary scan devices which may include memory devices. Silicon nails increases your test coverage as you are no longer confined to just IEEE 1149.x compliant devices.

```

Node Text String
pcf order is nodes "CPLD_EEPROM_SCL"
pcf order is nodes "CPLD_EEPROM_SDA"

unit "Slave Address 1010 1100 AC hex"
pcf
"11 ! Vector 1 - INIT"
"11 ! Vector 2 - KEEP"
"10 ! Vector 3 - SDAW0"
"00 ! Vector 4 - SCL_0"
"01 ! Vector 5 - SDAW1"
"11 ! Vector 6 - SCL_1"
"01 ! Vector 7 - SCL_0"
"00 ! Vector 8 - SDAW0"
"10 ! Vector 9 - SCL_1"
"00 ! Vector 10 - SCL_0"
"01 ! Vector 11 - SDAW1"
"11 ! Vector 12 - SCL_1"
"01 ! Vector 13 - SCL_0"
    
```

# Better Diagnostics


## Actionable Failure Report

Failure reports enable corrective actions. The x1149 produces actionable pin-level failure reports that highlights defect locations that can be understood by everyone – encouraging faster resolution and reduces miscommunication especially when dealing across geographies.

## Buswire Test


Board defects that are detected can either originate from the driving or receiving end of a net or both.

Buswire test ensures that nets that have bidirectional boundary scan cells are exercised both ways to give better diagnostic resolution to detected defects.



## Voltage Monitoring



Ability to monitor voltages is critical not only as a debug tool but as a foundation of subsequent structural tests. It gives you control and ensures lines that are supposed to be held continue to do so even in between tests. This avoids false impressions of failures that could be due to improper power rather than defective parts.



# Better Diagnostics


## Coverage Report

Test coverage report tells you how effective your tests are and how much test coverage you are getting before you commit your board design to volume production.




## Superior Signal Quality

Signal quality is increasingly important as logic levels trend lower. To prevent unintended state transitions leading to false calls, you need to have better control of your I/Os and have them respond to the way you want them to.



Keysight x1149 Boundary Scan Analyzer



Competitor PC scan

## Best-in-Class Usability


### Best-in-class User Interface

More than ever before, usability plays a critical role in the effectiveness of the tools we use. User interfaces have to be intuitive and help to intelligently assist you with your tasks. x1149 presents a user interface (UI) that is best in class.




### Automatic Scan Chain Detector

One of the key tasks when working with boundary scan is validating the scan chain. The UI comes with the ability to identify the potential scan chain! This is powerful especially for complex and long chains. The software is able to analyze the board topology, even taking into consideration components between boundary scan devices to present to you how the scan chain looks like.



### Get the right BSDL

Another key task is ensuring you have the right Boundary Scan Description Language (BSDL) files. The UI has a built-in BSDL syntax checker and compiler. It is able to automatically look for BSDL files in your repository folder without needing you to explicitly point to it. You can even port over BSDL files from a known good project – just by importing that one project name; and not the dozens of BSDL file names. It is cleaner, easier and saves you time.






# Best-in-Class Usability

## Best-in-class User Interface

### Debug Tools


You have a number of debug tools at your disposal. There is the Auto-Adjust that helps you *automatically* tweak various parameters like the slew rates, TCK speed, voltage offsets for TDI/TDO, etc. to find the optimum setting for your UUT. The Frame Debugger lets you do a deep dive debug if you want to analyze frame by frame. The Cover-Extend Test (CET) auto debug tool helps to automatically set the thresholds while maintaining the level of test quality (i.e. Cpk) that you want.

Other examples include a BOM parser, waveform viewer and other efficiency features like ability to do side-by-side code comparison, filtering of node names to ease viewing and selection and much more.



## Language Localization


The standard English user interface comes with a Simplified Chinese option. With our translation matrix, additional languages can be added. As your operations span the globe, having local language support eases your daily tasks.



## Best-in-Class Usability

### Transportable license

Want to maximize your investment? Our software licenses allow transportability – without needing you to set up a license server – so you can share your licenses within your team. Unlike a hardware dongle, you can share licenses across buildings and even across countries – easily! Think of it as a soft-dongle.



### Centralized Power Supply Control

Do you manually flip the switch of your power supply every time you run your boundary scan tests? With the bundled Keysight I/O library, x1149 allows you to control your power supply through the use of Standard Commands for Programmable Instruments (SCPI) standard from your User Interface!


Furthermore, it enables you to insert the power-up/power-down sequence as part of your test execution.



# Best-in-Class Usability


## Test Sequencer

Having control of your test execution goes beyond just rearranging the order of tests that you want to run. Today, engineers need the ability to insert decision-making branches and subroutines in addition to the usual prompts and wait times. The x1149 test sequence gives engineers more power over how they want the test execution to progress.




## Remote Access to Controller

Work from your desk while your x1149 controller sits in the lab – or even miles away. With the built-in Ethernet connection, control is just one IP address away. Unlike remote desktop control, you do not need any additional host PC or other additional hardware – instead you just connect directly to your controller.



## Dedicated TAP/IO Ports

With dedicated hardware for the Test Access Port and Digital Inputs/Outputs (TAP/IO Port), you can bring the parts that matter closer to your Unit-Under-Test (UUT) to ensure maximum signal integrity. The ports are small enough to fit into tight spots in fixtures if needed.



The best experience is a personal experience. Contact Keysight to learn more about how you can make the x1149 work for you today!

Feature	COMPLETE Bundle	RUNTIME Bundle
Test Development for :		
Infrastructure test : Scan path integrity	√	
Infrastructure test : IDCODE	√	
Infrastructure test : USERCODE	√	
Infrastructure test : BREG	√	
Infrastructure test : DISABLE	√	
Interconnect test : IEEE 1149.1	√	
Buswire test : IEEE 1149.1	√	
Interconnect test : IEEE 1149.6	√	
Buswire test : IEEE 1149.6	√	
IEEE 1149.6 shorted capacitor test	√	
Pull-Up/Pull-Down resistors test	√	
Scan path linker	√	
Cover-Extend Technology (CET) test	√	
CPLD/FPGA in-system programming	√	
Silicon Nails test (e.g. memory test)	√	
Voltage monitoring	√	
Power supply control via SCPI	√	
Transportable licenses	√	
CAD Translator – Full access to all formats (including i3070 board file)	√	
BOM parser	√	
Auto scan chain detection and visualization	√	
Automatic test generation	√	
Test sequence creation	√	
Debug tools (Auto Adjust, Frame Debugger, Waveform Viewer, CET auto debug)	√	
Auto threshold setting – CET test	√	
User-defined source code insertion	√	
Intra-test logic level change	√	
Test coverage report	√	
Fixture info generation	√	
Test execution (all tests)	√	√
Production tools (first pass yield, utilization report, alarms)	√	√
Self-diagnostic clip and test	√	√
Language localization	√	√
Built-in remote access via Ethernet	√	√
Remote firmware upgrade	√	√
Pin-level failure reporting	√	√
2-year software support	√	√
2-year hardware support	√	√

**myKeysight**

**myKeysight**

[www.keysight.com/find/mykeysight](http://www.keysight.com/find/mykeysight)

A personalized view into the information most relevant to you.

**Three-Year Warranty**

[www.keysight.com/find/ThreeYearWarranty](http://www.keysight.com/find/ThreeYearWarranty)

Keysight's commitment to superior product quality and lower total cost of ownership. The only test and measurement company with three-year warranty standard on all instruments, worldwide.

**Keysight Assurance Plans**

[www.keysight.com/find/AssurancePlans](http://www.keysight.com/find/AssurancePlans)

Up to five years of protection and no budgetary surprises to ensure your instruments are operating to specification so you can rely on accurate measurements.

[www.keysight.com/go/quality](http://www.keysight.com/go/quality)

Keysight Technologies, Inc.  
DEKRA Certified ISO 9001:2008  
Quality Management System

**Keysight Channel Partners**

[www.keysight.com/find/channelpartners](http://www.keysight.com/find/channelpartners)

Get the best of both worlds: Keysight's measurement expertise and product breadth, combined with channel partner convenience.

[www.keysight.com/find/x1149](http://www.keysight.com/find/x1149)



For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: [www.keysight.com/find/](http://www.keysight.com/find/)

**Americas**

Canada	(877) 894 4414
Brazil	55 11 3351 7010
Mexico	001 800 254 2440
United States	(800) 829 4444

**Asia Pacific**

Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 112 929
Japan	0120 (421) 345
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Other AP Countries	(65) 6375 8100

**Europe & Middle East**

Austria	0800 001122
Belgium	0800 58580
Finland	0800 523252
France	0805 980333
Germany	0800 6270999
Ireland	1800 832700
Israel	1 809 343051
Italy	800 599100
Luxembourg	+32 800 58580
Netherlands	0800 0233200
Russia	8800 5009286
Spain	0800 000154
Sweden	0200 882255
Switzerland	0800 805353
	Opt. 1 (DE)
	Opt. 2 (FR)
	Opt. 3 (IT)
United Kingdom	0800 0260637

For other unlisted countries:  
[www.keysight.com/find/contactus](http://www.keysight.com/find/contactus)  
(BP-09-04-14)