

HUNTRON TRACKER 2000

OPERATION AND MAINTENANCE MANUAL

August 1985

P/N 21-1052

Rev. 6, 11/90

Huntron[®] and Tracker[®] are registered trademarks of Huntron Instruments, Inc.

Copyright© 1985, Huntron Instruments, Inc. All rights reserved.

Covered by U.S. patents 3,973,198 and 4,074,195, and various other foreign patents.

This document may not be copied in whole or in part, or otherwise reproduced except as specifically permitted under U.S. copyright law, without the prior written consent of Huntron Instruments, Inc., 15720 Mill Creek Blvd., Mill Creek, WA 98012.




TABLE OF CONTENTS

Section 1 INTRODUCTION AND SPECIFICATIONS

1-1.	INTRODUCTION	1-1
1-2.	SPECIFICATIONS	1-2
1-3.	SAFETY CONSIDERATIONS	1-4
1-4.	LIST OF ACCESSORIES	1-4

Section 2 OPERATING INSTRUCTIONS

2-1.	INTRODUCTION	2-1
2-2.	UNPACKING YOUR INSTRUMENT	2-1
2-3.	GENERAL OPERATION	2-1
2-4.	FUSE REPLACEMENT	2-2
2-5.	PHYSICAL FEATURES	2-2
2-6.	Front Panel	2-2
2-7.	Back Panel	2-4
2-8.	CRT Display	2-4
2-9.	OPERATION	2-5
2-10.	INITIAL SETUP	2-6
2-11.	Range Selection	2-6
2-12.	Channel Selection	2-6
2-13.	Frequency Selection	2-8
2-14.	Pulse Generator	2-8
2-15.	HUNTRON SWITCHER 410 CONNECTIONS	2-10
2-16.	TRACKER TRAINING	2-11
2-17.	EXTERNAL CLEANING AND LUBRICATION	2-11
2-18.	STORAGE INSTRUCTIONS	2-11

Section 3 THEORY OF OPERATION

3-1.	INTRODUCTION	3-1
3-2.	FUNCTIONAL OVERVIEW	3-1
3-3.	Control Logic	3-2
3-4.	Oscillator	3-3
3-5.	Signal Section	3-4
3-6.	Pulse Generator	3-5
3-7.	CRT Display	3-7
3-8.	Power Supply	3-7
3-9.	VOLTAGE AND POWER CONSIDERATIONS	3-7
3-10.	Power in a Resistor	3-8
3-11.	Power in a Diode	3-9
3-12.	Power in a Zener Diode	3-10

TABLE OF CONTENTS (con't)

Section 4 MAINTENANCE

4-1.	INTRODUCTION	4-1
4-2.	SERVICE INFORMATION	4-1
4-3.	CMOS HANDLING PROCEDURES	4-1
4-4.	DISASSEMBLY PROCEDURE	4-2
4-5.	REASSEMBLY PROCEDURE	4-9
4-6.	PERFORMANCE TESTS	4-11
4-7.	INTERNAL ADJUSTMENTS	4-14
4-8.	TROUBLESHOOTING	4-18

Section 5 LIST OF REPLACEABLE PARTS

5-1.	INTRODUCTION	5-1
5-2.	HOW TO OBTAIN PARTS	5-1

Section 6 SCHEMATIC DIAGRAMS

6-1.	SCHEMATICS	6-1
------	------------------	-----

Section 7 RESISTORS, CAPACITORS AND INDUCTORS

7-1.	TESTING RESISTORS	7-1
7-2.	Low Range	7-1
7-3.	Medium 1 Range	7-1
7-4.	Medium 2 Range	7-2
7-5.	High Range	7-3
7-6.	TESTING CAPACITORS	7-3
7-7.	TESTING INDUCTORS	7-5
7-8.	TESTING FERRITE INDUCTORS	7-7

Section 8 TESTING DIODES

8-1.	THE SEMICONDUCTOR DIODE AND ITS CHARACTERISTICS	8-1
8-2.	Diode Symbol and Definition	8-1
8-3.	The Volt-Ampere Characteristic	8-2
8-4.	SILICON DIODES	8-2
8-5.	Signatures of a Good Diode	8-2
8-6.	Signatures of Defective Diodes	8-3
8-7.	Signatures of a High Voltage Diode	8-7
8-8.	RECTIFIER BRIDGES	8-8
8-9.	LIGHT EMITTING DIODES	8-10
8-10.	ZENER DIODES	8-10

TABLE OF CONTENTS (con't)

Section 9 TESTING TRANSISTORS

9-1.	BIPOLAR JUNCTION TRANSISTORS	9-1
9-2.	An Important Note About Testing Transistors	9-2
9-3.	NPN BIPOLAR TRANSISTORS	9-2
9-4.	B-E Junction	9-3
9-5.	C-B Junction	9-3
9-6.	C-E Connection	9-3
9-7.	PNP BIPOLAR TRANSISTORS	9-5
9-8.	B-E Junction	9-5
9-9.	C-B Junction	9-6
9-10.	C-E Connection	9-7
9-11.	POWER TRANSISTORS - NPN AND PNP	9-8
9-12.	DARLINGTON TRANSISTORS	9-8
9-13.	Comparing B-E Junctions	9-9
9-14.	Comparing C-E Connections	9-11
9-15.	Comparing C-B Junctions	9-13
9-16.	JUNCTION FIELD EFFECT TRANSISTORS	9-13
9-17.	Gate-Source Connection	9-14
9-18.	Drain-Gate Connection	9-15
9-19.	Drain-Source Connection	9-16
9-20.	MOS FIELD EFFECT TRANSISTORS	9-16
9-21.	MOSFET WITH PROTECTION DIODE	9-17
9-22.	Gate-Source Connection	9-18
9-23.	Drain-Gate Connection	9-19
9-24.	Drain-Source Connection	9-20
9-25.	MOSFET WITHOUT A PROTECTION DIODE	9-21

Section 10 USING THE PULSE GENERATOR

10-1.	INTRODUCTION	10-1
10-2.	SILICON CONTROLLED RECTIFIERS (SCR)	10-1
10-3.	TRIAC DEVICES	10-5
10-4.	TRANSISTORS	10-7
10-5.	OPTOCOUPERS	10-10
10-6.	Transistor Optocoupler	10-11
10-7.	Darlington Transistor Optocoupler	10-15
10-8.	SCR Optocoupler	10-19
10-9.	Triac Optocoupler	10-23
10-10.	Photocell Optocoupler	10-26

TABLE OF CONTENTS (con't)

Section 11 TESTING MULTIPLE COMPONENT CIRCUITS

11-1.	2000 DIAGNOSTIC PRINCIPLES	11-1
11-2.	DIODE/RESISTOR CIRCUITS	11-1
11-3.	Diode In Parallel With A Resistor	11-1
11-4.	Diode In Series With A Resistor	11-4
11-5.	DIODE AND CAPACITOR PARALLEL COMBINATION	11-6
11-6.	RESISTOR AND CAPACITOR PARALLEL COMBINATION	11-10
11-7.	INDUCTOR AND DIODE PARALLEL COMBINATION	11-11

Section 12 TESTING INTEGRATED CIRCUITS

12-1.	INTRODUCTION	12-1
12-2.	Integrated Circuit Technology	12-1
12-3.	Integrated Circuit Testing Techniques	12-2
12-4.	LINEAR OPERATIONAL AMPLIFIERS	12-3
12-5.	LINEAR VOLTAGE REGULATORS	12-8
12-6.	The 7805 Regulator	12-8
12-7.	The 7905 Regulator	12-11
12-8.	555 TIMERS	12-14
12-9.	TTL DIGITAL INTEGRATED CIRCUITS	12-20
12-10.	General	12-20
12-11.	TTL Devices With Totem Pole Output	12-21
12-12.	LS TTL Devices	12-24
12-13.	Tri-State LS TTL Devices	12-25
12-14.	CMOS INTEGRATED CIRCUITS	12-28
12-15.	Quad NAND Gate	12-29
12-16.	Analog Switch	12-30
12-17.	MOS STATIC RAM	12-33
12-18.	EPROM	12-36
12-19.	BIPOLAR PROM	12-40
12-20.	DIGITAL TO ANALOG CONVERTER	12-43
12-21.	MICROPROCESSORS	12-47

Section 13 TESTING COMPONENTS BY COMPARISON

13-1.	INTRODUCTION	13-1
13-2.	SETUP PROCEDURES	13-1
13-3.	POWER TRANSISTORS MJE240	13-2
13-4.	MJE240 B-E Junction	13-2
13-5.	MJE240 C-E Connection	13-4
13-6.	HIGH VOLTAGE DIODE HV15F	13-6
13-7.	100 μ F 25V ELECTROLYTIC CAPACITOR	13-7

TABLE OF CONTENTS (con't)

Section 14 SOLVING BUS PROBLEMS

14-1.	INTRODUCTION	14-1
14-2.	STUCK WIRED-OR BUS	14-1
14-3.	UNSTUCK WIRED-OR BUS	14-1
14-4.	MEMORIES	14-1

Section 15 TROUBLESHOOTING TIPS

15-1.	TIPS ON USING YOUR 2000	15-1
-------	-------------------------------	------

Appendices

Appendix A	HUNTRON TRACKER CMOS TEST	A-1
------------	---------------------------------	-----

Appendix B	HUNTRON TRACKER TTL AND CMOS TESTS	B-1
------------	------------------------------------------	-----

LIST OF ILLUSTRATIONS

Figure	Description	Page
1-1	Huntron Tracker 2000	1-1
2-1	Front Panel	2-2
2-2	Back Panel	2-4
2-3	CRT Display	2-5
2-4	Alternate Mode Setup	2-7
2-5	Auto/Alternate Sequence	2-7
2-6	Pulse Generator Comparison Mode	2-8
2-7	Pulse Generator Selector Chart	2-9
2-8	2000/Switcher Interconnection	2-10
3-1	2000 Block Diagram	3-1
3-2	Range Scanning Sequence with AUTO and ALT Active	3-3
3-3	Signal Section Equivalent Circuit	3-4
3-4a	Open Circuit Display All Ranges	3-5
3-4b	Short Circuit Display All Ranges	3-5
3-5	Pulse Generator/Signal Section Equivalent Circuit	3-5
3-6	Pulse Generator Waveforms	3-6
3-7	Resistor Test Circuit	3-8
3-8a	Diode Test Circuit	3-9
3-8b	Diode Current Waveform	3-9
3-9a	Zener Diode Test Circuit	3-10
3-9b	Zener Diode Signature	3-10
4-1	Case Screws Removal	4-2
4-2	CRT Assembly Removal	4-3
4-3	Signal PCB Assembly Removal	4-4
4-4	Power Transformer Removal	4-5
4-5	Main PCB Assembly Removal	4-6
4-6	Front Control Assembly Removal	4-7
4-7	Control PCB Assembly Removal	4-8
4-8	Main PCB Adjustment Locations	4-14
4-9	Signal PCB Adjustment Locations	4-15
4-10	Signal PCB Waveforms: TP1 & TP4	4-22
4-11	Signal PCB Waveforms: TP1 & TP5 (400 Hz)	4-22
4-12	Signal PCB Waveforms: TP1 & TP5 (2000 Hz)	4-23
4-13	Signal PCB Waveforms: TP1 & TP6 (50/60 Hz)	4-23
4-14	Signal PCB Waveforms: TP1 & TP6 (400 Hz)	4-24
4-15	Signal PCB Waveforms: TP1 & TP6 (2000 Hz)	4-24
4-16	Signal PCB Waveforms: TP1 & TP9 (50/60 Hz)	4-25
4-17	Signal PCB Waveforms: TP1 & TP9 (400 Hz)	4-25
4-18	Signal PCB Waveforms: TP1 & TP9 (2000 Hz)	4-26
4-19	Signal PCB Waveforms: TP1 & TP10 (50/60 Hz)	4-26
4-20	Signal PCB Waveforms: TP1 & TP11 (open)	4-27

LIST OF ILLUSTRATIONS (con't)

Figure	Description	Page
4-21	Signal PCB Waveforms: TP1 & TP11 (short)	4-27
4-22	Signal PCB Waveforms: TP1 & TP12 (open)	4-28
4-23	Signal PCB Waveforms: TP1 & TP12 (short)	4-28
5-1	Final Assembly	5-2
5-2	Front Control Assembly	5-3
5-3	CRT Assembly	5-3
6-1	Main PCB Component Locations	6-2
6-2	Main PCB Schematic	6-4
6-3	Signal PCB Component Locations	6-6
6-4	Signal PCB Schematic	6-7
6-5	Control PCB Component Locations	6-8
6-6	Control PCB Schematic	6-9
7-1	Effects of Resistance on the Rotation Angle - Low Range	7-1
7-2	Effects of Resistance on the Rotation Angle - Medium 1 Range	7-2
7-3	Effects of Resistance on the Rotation Angle - Medium 2 Range	7-2
7-4	Effects of Resistance on the Rotation Angle - High Range	7-3
7-5	Signatures of a 0.22 μ F Capacitor	7-4
7-6	Signatures of a 250 mH Inductor	7-6
7-7	Signatures of a 490 mH Ferrite Inductor Tested at 60 Hz	7-7
7-8	Signatures of a 490 mH Ferrite Inductor Tested at 400 Hz	7-8
7-9	Signatures of a 490 mH Ferrite Inductor Tested at 2000 Hz	7-8
8-1	Diode Symbol	8-1
8-2	P-N Junction Biased in the Forward Direction	8-1
8-3	P-N Junction Biased in the Reverse Direction	8-1
8-4	The Volt-Ampere Characteristic of a Semiconductor Diode	8-2
8-5	Signatures of a Silicon Diode at 60 Hz	8-3
8-6	Signature of an Open Diode	8-4
8-7	Effect of Resistance on the Signature in Low Range at 60 Hz	8-4
8-8a	Signature Deviation from a Good Diode in Low Range at 60 Hz	8-4
8-8b	Signature Deviation from a Good Diode in Medium 1 Range at 60 Hz	8-5
8-9a	Model of Diode with Leakage Resistance of R	8-5
8-9b	Influence of Leakage Resistance in Low Range at 60 Hz	8-5
8-9c	Influence of Leakage Resistance in Medium 1 Range at 60 Hz	8-6
8-9d	Influence of Leakage Resistance in Medium 2 Range at 60 Hz	8-6
8-9e	Influence of Leakage Resistance in High Range at 60 Hz	8-6
8-10a	Signatures of a 1N4001 and an HV30 in Low Range at 60 Hz	8-7
8-10b	Signatures of a 1N4001 and an HV30 in Low Range at 2000 Hz	8-7
8-11	Rectifier Bridge Test Connection-AC Input	8-8
8-12	Signature of a Good Rectifier Bridge (All Ranges at 60 Hz)	8-8
8-13	Signature with D2 or D4 Shorted in Low Range at 60 Hz	8-9
8-14	Signature with D1 or D3 Shorted in Low Range at 60 Hz	8-9
8-15	Rectifier Bridge Connections-DC Output	8-9



LIST OF ILLUSTRATIONS (con't)

Figure	Description	Page
8-16	Signature of the DC Output in Low Range at 60 Hz	8-9
8-17	Rectifier Bridge Reversed Test Connections	8-9
8-18	Signature with the DC Output Reversed in Low Range at 60 Hz	8-9
8-19	LED Signatures	8-10
8-20	Characteristics of a Typical 30V Zener Diode	8-10
8-21	Signatures of a 1N5242 Zener Diode at 60 Hz	8-11
8-22	Signature of a good Zener Diode in Medium 1 Range at 60 Hz	8-12
8-23	Signature of an inferior Zener Diode in Medium 1 Range at 60 Hz	8-12
8-24	Signatures of a PN2222 B-E Junction at 60Hz	8-12
8-25	Signatures of a PN2222 B-E Junction in High Range at 2000 Hz	8-13
9-1	PNP Transistor and Circuit Symbol	9-1
9-2	NPN Transistor and Circuit Symbol	9-1
9-3	Equivalent Circuit of an NPN Transistor	9-2
9-4	Signatures of an NPN Transistor (2N3904) at 60 Hz Base with Emitter as Common ...	9-3
9-5	Signatures of an NPN Transistor (2N3904) at 60 Hz Collector with Base as Common ...	9-4
9-6	Signatures of an NPN Transistor (2N3904) at 60 Hz Collector with Emitter as Common	9-4
9-7	Equivalent Circuit of a PNP Transistor	9-5
9-8	Signatures of a PNP Transistor (2N3906) at 60 Hz Base with Emitter as Common ...	9-5
9-9	Signatures of a PNP Transistor (2N3906) at 60 Hz Collector with Base as Common ...	9-6
9-10	Signatures of a PNP Transistor (2N3906) at 60 Hz Collector with Emitter as Common	9-7
9-11	Signatures of an NPN Power Transistor (TIP50) at 60 Hz and 2000 Hz Base with Emitter as Common	9-8
9-12	Darlington Transistor-Schematic Diagrams	9-8
9-13	The TIP112 Darlington Transistor	9-8
9-14	Base-Emitter Test Circuit	9-9
9-15	Signature Comparison of a Darlington Transistor (TIP112) and a Regular Transistor (TIP29) at 60 Hz Base with Emitter as Common	9-10
9-16	Collector-Emitter Test Circuit	9-11
9-17	Signature Comparison of a Darlington Transistor (TIP112) and a Regular Transistor (TIP29) at 60 Hz Collector with Emitter as Common	9-12
9-18	Circuit Symbol for an N-Channel JFET	9-13
9-19	Basic Structure of an N-Channel JFET	9-13
9-20	Signatures of an N-Channel JFET (2N5638) at 60 Hz Gate with Source as Common ..	9-14
9-21	Signatures of an N-Channel JFET (2N5638) at 60 Hz Drain with Gate as Common ...	9-15
9-22	Signatures of an N-Channel JFET (2N5638) at 60 Hz Drain with Source as Common ..	9-16
9-23	N-Channel and P-Channel MOSFET Devices	9-17
9-24	VN10KM MOSFET with a Gate-Source Protection Diode	9-17
9-25	Signatures of an N-Channel Enhancement Mode MOSFET (VN10KM) at 60 Hz Gate with Source as Common	9-18
9-26	Signatures of an Enhancement Mode MOSFET (VN10KM) at 60 Hz Drain with Gate as Common	9-19
9-27	Signatures of an Enhancement Mode MOSFET (VN10KM) at 60 Hz Drain with Source as Common. Gate Open Circuit	9-20
9-28	VN10LM MOSFET without a Gate-Source Protection Diode	9-21
10-1	Silicon Controlled Rectifier	10-1
10-2	Signatures of a C103 SCR at 60 Hz. Gate with Cathode as Common	10-2
10-3	SCR Test Circuit using Pulse Generator	10-2

LIST OF ILLUSTRATIONS (con't)

Figure	Description	Page
10-4	Zero Level All Ranges at 60 Hz	10-3
10-5	Effect of the Level Control (Width=Max) at 60 Hz	10-3
10-7	Low Range at 60 Hz	10-4
10-8	The Construction and Symbol of a Triac	10-5
10-9	Gate-MT1 Equivalent Circuit	10-5
10-10	Signatures of a 2N6070 Triac at 60 Hz Gate with MT1 as Common	10-6
10-11	Triac Test Circuit Using Pulse Generator	10-6
10-12	MT1-MT2 Signatures of a 2N6070 Triac with Gate Connected to Pulse Generator at 60 Hz	10-7
10-13a	NPN Transistor Test Circuit Using Pulse Generator	10-8
10-13b	Medium 1 Range at 60 Hz	10-8
10-14a	Effect of the Level Control on the NPN Test (Width=Max) Medium 1 Range at 60 Hz	10-9
10-14b	Effect of the Width Control at Constant Level on NPN test, Medium 1 Range at 60 Hz	10-9
10-15a	PNP Transistor Test Circuit Using the Pulse Generator	10-9
10-15b	Medium 1 Range at 60 Hz	10-10
10-15c	Effect of Level Control (Width=Max) Medium 1 Range at 60 Hz	10-10
10-15d	Effect of the Width Control at a Constant Level Medium 1 Range at 60 Hz	10-10
10-16	Pin Configuration of a 4N25 Transistor Optocoupler	10-11
10-17	Signatures of the LED of a 4N25 at 60 Hz Pin 1 with Pin 2 as Common	10-11
10-18	Signatures of the Base-Emitter of a 4N25 at 60 Hz Pin 6 with Pin 4 as Common	10-12
10-19	Signatures of the Collector-Emitter of a 4N25 at 60 Hz Pin 5 with Pin 4 as Common ..	10-12
10-20	Optocoupler Test Connections Using Pulse Generator	10-13
10-21a	Effect of the Level Control (Width=Max) Medium 1 Range at 60 Hz	10-14
10-21b	Effect of the Width Control at a Constant Level Medium 1 Range at 60 Hz	10-14
10-22	Pulse Generator Comparison Mode	10-14
10-23	Pin Configuration of a 4N31 Darlington Transistor Optocoupler	10-15
10-24	Signatures of the LED of a 4N31 at 60 Hz Pin 1 with Pin 2 as Common	10-15
10-25	Signatures of the Base-Emitter of a 4N31 at 60 Hz Pin 6 with Pin 4 as Common	10-16
10-26	Signatures of the Collector-Emitter of a 4N31 at 60 Hz Pin 5 with Pin 4 as Common ..	10-16
10-27	Test Circuit for a 4N31 with Pulse Generator	10-17
10-28	Signature Variations of a 4N31 as a Function of Pulse Level (Maximum Pulse Width) at 60 Hz	10-18
10-29	Pin Configuration of an H11C3 SCR Optocoupler	10-19
10-30	Signatures of the LED of an H11C3 at 60 Hz Pin 1 with Pin 2 as Common	10-19
10-31	Signatures Between Anode and Cathode of an H11C3 at 60 Hz Pin 5 with Pin 4 as Common	10-20
10-32	Signatures Between Cathode and Gate of an H11C3 at 60 Hz Pin 5 with Pin 6 as Common	10-20
10-33	Test Circuit for an H11C3 with Pulse Generator	10-21
10-34	Signature Variations of a H11C3 as a Function of Pulse Level for the Maximum Pulse Width at 60 Hz	10-22
10-35	Pin Configuration of a MOC3010 Triac Optocoupler	10-23
10-36	Signatures of the LED part of a MOC3010 at 60 Hz Pin 1 with Pin 2 as Common	10-23
10-37	Signatures of the Triac of a MOC3010 at 60 Hz Pin 6 with Pin 5 as Common	10-24
10-38	Test Circuit for a MOC3010 Triac with Pulse Generator	10-24

LIST OF ILLUSTRATIONS (con't)

Figure	Description	Page
10-39	Signature Variations of a MOC3010 as a Function of the Pulse Level (Maximum Pulse Width) at 60 Hz	10-25
10-40	Pin Configuration of a CLM51 Photocell Optocoupler	10-26
10-41	Signatures of the LED of a CLM51 at 60 Hz Pin 1 with Pin 2 as Common	10-26
10-42	Signatures of the Cell of a CLM51 at 60 Hz Pin 6 with Pin 5 as Common	10-27
10-43	Test Circuit for a CLM51 with Pulse Generator	10-27
10-44	Signature Variations of a CLM51 as a Function of the Pulse Level (Maximum Pulse Width) at 60 Hz	10-28
11-1	Parallel Diode/Resistor Signatures-Low Range	11-2
11-2	Parallel Diode/Resistor Signatures-Medium 1 Range	11-3
11-3	Diode/Resistor Equivalent Circuits	11-4
11-4	Low Range Signatures for Various Resistors and Series Diode at 60 Hz	11-4
11-5	Medium 1 Range Signatures for Various Resistors and Series Diode at 60 Hz	11-5
11-6	Medium 2 Range Signatures for Various Resistors and Series Diode at 60 Hz	11-5
11-7	High Range Signatures for Various Resistors and Series Diode at 60 Hz	11-5
11-8	Signatures of 0.1 μ F Capacitor in Parallel with 1N4001 Diode Tested at 60 Hz and 2000 Hz	11-7
11-9	Signatures of 1 μ F Capacitor in Parallel with 1N4001 Diode Tested at 60 Hz and 2000 Hz	11-8
11-10	Signatures of 100 μ F Capacitor in Parallel with 1N4001 Diode Tested at 60 Hz and 2000 Hz	11-9
11-11	Effects of a 50K Ω Resistor on a 0.1 μ F Capacitor in the High Range at 60 Hz	11-10
11-12	Effects of a 1K Ω Resistor on a 1 μ F Capacitor in the Medium 1 Range at 60 Hz	11-10
11-13	Signatures of a 1N4001 Diode in Parallel with an Aromat Relay HB1E-DC12	11-11
12-1	Typical Integrated Circuit Construction	12-1
12-2	The LM1458 Op Amp, Schematic and Connections	12-4
12-3	Signatures Between Pin 4 (V-) and Pin 8 (V+) of an LM1458 at 60 Hz	12-4
12-4	Signatures Between Pin 2 (Inverting Input) and Pin 8 (V+) of an LM1458 at 60 Hz ...	12-5
12-5	Signatures Between Pin 3 (Non-Inverting Input) and Pin 8 (V+) of an LM1458 at 60 Hz	12-5
12-6	Signatures Between Pin 1 (Output) and Pin 8(V+) of an LM1458 at 60 Hz	12-6
12-7	Signatures Between Pin 2 (Inverting Input) and Pin 4 (V-) of an LM1458 at 60 Hz	12-6
12-8	Signatures Between Pin 3 (Non-Inverting Input) and Pin 4 (V-) of an LM1458 at 60 Hz	12-7
12-9	Signatures Between Pin 1 (Output) and Pin 4 (V-) of an LM1458 at 60 Hz	12-7
12-10	Signatures Between Pin 8 (V+) and Pin 4 (V-) of a Defective LM1458 at 60 Hz	12-8
12-11	Schematic and Pin Layout of the 7805	12-9
12-12	Signatures Between the Input and Ground Pins - 7805 at 60 Hz	12-9
12-13	Signatures Between the Output and Ground Pins - 7805 at 60 Hz	12-10
12-14	Signatures Between the Input and Output Pins - 7805 at 60 Hz	12-10
12-15	Signatures Between the Input and Output Pins of a Defective 7805 at 60 Hz	12-11
12-16	Schematic and Pin Layout of the 7905	12-12
12-17	Signatures Between the Input and Ground Pins - 7905 at 60 Hz	12-12
12-18	Signatures Between the Output and Ground Pins - 7905 at 60 Hz	12-13
12-19	Signatures Between the Input and Output Pins - 7905 at 60 Hz	12-13
12-20	Signatures Between the Input and Output Pins of a Defective 7905 at 60 Hz	12-14

LIST OF ILLUSTRATIONS (con't)

Figure	Description	Page
12-21	Schematic and Pin Layout of an LM555 Timer	12-15
12-22	Signatures Between Pin 2 (Trigger) and Pin 1 of an LM555 Timer at 60 Hz	12-16
12-23	Signatures Between Pin 3 (Output) and Pin 1 of an LM555 Timer at 60 Hz	12-16
12-24	Signatures Between Pin 4 (Reset) and Pin 1 of an LM555 Timer at 60 Hz	12-17
12-25	Signatures Between Pin 5 (Control Voltage) and Pin 1 of an LM555 Timer at 60 Hz	12-17
12-26	Test Circuit of an LM555 Pin 5 and Pin 1	12-18
12-27	Signatures Between Pin 6 (Threshold) and Pin 1 of an LM555 Timer at 60 Hz	12-18
12-28	Signatures Between Pin 7 (Discharge) and Pin 1 of an LM555 Timer at 60 Hz	12-19
12-29	Signatures Between Pin 8 (V_{cc}) and Pin 1 of an LM555 Timer at 60 Hz	12-19
12-30	Signatures Between Pin 8 (V_{cc}) and Pin 1 of a Damaged LM555 Timer at 60 Hz	12-20
12-31	Various TTL Implementations	12-21
12-32	Signatures Between an Input Pin and the Ground Pin of a 7410 at 60 Hz	12-22
12-33	Signatures Between an Output Pin and the Ground Pin of a 7410 at 60 Hz	12-23
12-34	Signatures Between the V_{cc} Pin and the Ground Pin of a 7410 at 60 Hz	12-23
12-35	Signatures Between an Input Pin and the Ground Pin of a 7410 at 60 Hz	12-24
12-36	Signatures Between an Input Pin and Output Pin of a 74LS32 at 60 Hz	12-24
12-37	Signatures Between the V_{cc} Pin and Ground Pin of a 74LS32 at 60 Hz	12-25
12-38	Typical Tri-State Output Control	12-26
12-39	Pin Layout of a 74LS125	12-26
12-40	Signatures Between an Input Pin and the Ground Pin of a 74LS125 at 60 Hz	12-27
12-41	Signatures Between the Enable Pin and the Ground Pin of a 74LS125 at 60 Hz	12-27
12-42	Signatures Between the V_{cc} Pin and the Ground Pin of a 74LS125 at 60 Hz	12-28
12-43	Schematic and Pin Layout of a 4011B	12-29
12-44	Signatures Between an Input Pin and V_{ss} - V_{dd} of a 4011B at 60 Hz	12-29
12-45	Signatures Between an Output Pin and V_{ss} - V_{dd} of a 4011B at 60 Hz	12-30
12-46	Schematic and Pin Layout of a 4016B	12-30
12-47	Signatures Between an Input Pin and V_{ss} - V_{dd} of a 4016B at 60 Hz	12-31
12-48	Signatures Between an Output Pin and V_{ss} - V_{dd} of a 4016B at 60 Hz	12-31
12-49	Signatures Between a Control Pin and V_{ss} - V_{dd} of a 4016B at 60 Hz	12-32
12-50	Signatures Between an Input Pin and V_{ss} - V_{dd} of a Defective 4016B at 60 Hz	12-32
12-51	Pin Layout of a 2114A Static RAM	12-33
12-52	Signatures Between an Address Pin and the Ground Pin of a 2114A Static RAM at 60 Hz	12-33
12-53	Signatures Between the CS Pin and the Ground Pin of a 2114A Static RAM at 60 Hz	12-34
12-54	Signatures Between the WE Pin and the Ground Pin of a 2114A static RAM at 60 Hz	12-34
12-55	Signatures Between an I/O Pin and the Ground Pin of a 2114A Static RAM at 60 Hz	12-35
12-56	Signatures Between the V_{cc} Pin and the Ground Pin of a 2114A Static RAM at 60 Hz	12-35
12-57	Pin Layout of a 2708JL	12-36
12-58	Signatures Between an Address Pin and the V_{ss} Pin of a 2708JL at 60 Hz	12-37
12-59	Signatures Between an Output Pin and the V_{ss} Pin of a 2708JL at 60 Hz	12-37
12-60	Signatures Between the Program Pin and the V_{ss} Pin of a 2708JL at 60 Hz	12-38
12-61	Signatures Between the V_{dd} Pin and the V_{ss} Pin of a 2708JL at 60 Hz	12-38
12-62	Signatures Between the CS Pin and the V_{ss} Pin of a 2708JL at 60 Hz	12-39

LIST OF ILLUSTRATIONS (con't)

Figure	Description	Page
12-63	Signatures Between the V_{bb} Pin and the V_{ss} Pin of a 2708JL at 60 Hz	12-39
12-64	Signatures Between the V_{cc} Pin and the V_{ss} Pin of a 2708JL at 60 Hz	12-40
12-65	Pin Layout of a 6301-1J	12-40
12-66	Signatures Between an Address Pin and the Ground Pin of a 6301-1J at 60 Hz	12-41
12-67	Signatures Between an Output Pin and the Ground Pin of a 6301-1J at 60 Hz	12-41
12-68	Signatures Between the E2 Pin and the Ground Pin of a 6301-1J at 60 Hz	12-42
12-69	Signatures Between the V_{cc} Pin and the Ground Pin of a 6301-1J at 60 Hz	12-42
12-70	Pin Layout and the Equivalent Circuit of a DAC0800L	12-43
12-71	Signatures Between the V_{LC} Pin and the V^- Pin of a DAC0800L at 60 Hz	12-43
12-72	Signatures Between the I_{out} Pin and the V^- Pin of a DAC0800L at 60 Hz	12-44
12-73	Signatures Between a Digital Input Pin and the V^- Pin of a DAC0800L at 60 Hz	12-44
12-74	Signatures Between the $V_{ref(+)}$ Pin and the V^- Pin of a DAC0800L at 60 Hz	12-45
12-75	Signatures Between the $V_{ref(-)}$ Pin and the V^- Pin of a DAC0800L at 60 Hz	12-45
12-76	Signatures Between the Compensation Pin and the V^- Pin of a DAC0800L at 60 Hz	12-46
12-77	Signatures Between the V^+ and V^- Pins of a DAC0800L at 60 Hz	12-46
12-78	Pin Layout of an 8080A	12-47
12-79	Signatures Between an Address Pin and the -5V Pin of an 8080A at 60 Hz	12-47
12-80	Signatures Between a Data Pin and the -5V Pin of an 8080A at 60 Hz	12-48
12-81	Signatures Between the Reset Pin and the -5V Pin of an 8080A at 60 Hz	12-48
12-82	Signatures Between the +5V Pin and the -5V Pin of an 8080A at 60 Hz	12-49
12-83	Signatures Between the +12V Pin and the -5V Pin of an 8080A at 60 Hz	12-49
12-84	Signatures Between the $INT\bar{E}$ Pin and the -5V Pin of an 8080A at 60 Hz	12-50
13-1	Alternate Mode Setup	13-2
13-2	Signatures Between Base-Emitter of a Good MJE240 Transistor	13-3
13-3	Signatures Between Base-Emitter of a Defective MJE240 Transistor	13-3
13-4	Signatures Between Collector-Emitter of a Good MJE240 Transistor	13-4
13-5	Signatures Between Collector-Emitter of a Defective MJE240 Transistor	13-5
13-6	Signatures of a Good HV15F Diode	13-6
13-7	Signatures of a Defective HV15F Diode	13-6
13-8	Signatures of a Known Good Capacitor	13-7
13-9	Signatures of a Defective Capacitor	13-7

LIST OF TABLES

Table	Description	Page
1-1	Tracker 2000 Specifications	1-2
2-1	Front Panel Controls & Connectors	2-3
2-2	Back Panel Controls & Connectors	2-4
2-3	Horizontal Sensitivities	2-5
3-1	Terminal Characteristics	3-4
4-1	Power Supply Limits	4-19
4-2	Power Supply Troubleshooting Guide	4-19
4-3	Performance Test Troubleshooting Guide	4-20
4-4	Additional Troubleshooting Guide	4-21
6-1	DC Resistance of Coils and Transformer	6-10
6-2	Pulse Generator Terminal Wiring Harness	6-11
6-3	Test Terminal Wiring Harness	6-11
6-4	CRT Assembly Wiring Harness	6-12
6-5	Power Transformer Assembly Wiring Harness	6-13
7-1	Min/Max Capacitance Values	7-5
11-1	Diagnostic Table	11-1

SECTION 1

INTRODUCTION AND SPECIFICATIONS

1-1. INTRODUCTION.

The Huntron Tracker 2000, shown in Figure 1-1, is a versatile troubleshooting tool having the following features:

- Multiple test signal frequencies (50/60 Hz, 400 Hz, 2000 Hz).
- Four impedance ranges (low, medium 1, medium 2, high).
- Automatic range scanning.
- Range control: High Lockout.
- Rate of channel alternation and/or range scanning is adjustable.
- Dual polarity pulse generator for dynamic testing of three terminal devices.
- LED indicators for all functions.
- Dual channel capability for easy comparison.
- Large CRT display with easy to operate controls.




Figure 1-1. Huntron Tracker 2000.



1-2. SPECIFICATIONS

The specifications for the Tracker 2000 are listed in Table 1-1.

**Table 1-1
Tracker 2000 Specifications**

ELECTRICAL		
Unless otherwise specified, all measurements are within $\pm 5\%$		
Impedance Ranges		
Terminal Characteristics:		
Range	Open Circuit Voltage (V_p)	Short Circuit Current (mA_{rms}) $\pm 10\%$
High	60	0.57
Medium 2	20	0.53
Medium 1	15	8.5
Low	10	132
Autorange Rate adjustable from 0.3 Hz to 5 Hz		
Test Signal		
Waveform sine wave		
Frequencies 50/60 Hz, 400 Hz, 2000 Hz.		
Channels		
Number 2		
Alternation Rate adjustable from 0.5 Hz to 10 Hz		
Overload Protection $\frac{1}{4}$ Amp type AGC internal fuse (operator replaceable)		
Pulse Generator		
Level adjustable from zero to ± 5 VDC ($\pm 10\%$) with respect to instrument common		
DC mode produces positive DC or negative DC		
Pulse mode produces positive pulses, negative pulses, or both		
Frequency same as selected test signal frequency		
Duty Cycle adjustable from ~0% to 50% for each pulse polarity		
Output Impedance 100Ω (each output)		
Short Circuit Current $50mA \pm 10\%$ (each output)		

Table 1-1 (Con't)
Tracker 2000 Specifications

ELECTRICAL (con't)

Display

Type	Monochrome CRT
Size	2.8" (7cm) diagonal
Acceleration Potential	1320VDC \pm 20VDC (regulated)

Power Requirements

* AC Line Voltage	100VAC, 115VAC, or 230VAC
Frequency	47 Hz - 400 Hz
Power	20 Watts max
Line Fuse	1/4 Amp type AGC (internal - operator replaceable)

* Note: 115VAC and 230VAC are selectable via an internal switch. 100VAC models will only work at that voltage.

GENERAL

Size	9" W x 4" H x 11" D (23cm W x 10cm H x 28cm D)
Weight	6 lbs. 8 oz. (3.0 kg)
Shock and Vibration	will withstand shock and vibration encountered in commercial shipping and handling.

ENVIRONMENTAL

Operating Temperature	0°C to +50°C (32°F to 122°F)
Storage Temperature	-50°C to +60°C (-58°F to +140°F)
Relative Humidity	0 to 70% R.H.

1-3. SAFETY CONSIDERATIONS

This manual contains information, cautions, and warnings the user must follow to ensure safe operation, and to keep the instrument in safe condition.

WARNING

A warning denotes a hazard. It calls attention to a procedure or practice which, if not correctly performed or adhered to, could result in personal injury.

CAUTION

A caution also denotes a hazard. It calls attention to a procedure or practice which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the instrument.

1-4. LIST OF ACCESSORIES

The following accessories are available:

ITEM NUMBER	HUNTRON P/N	NSN#
1	Switcher 410 99-0090	6625-01-164-2224
2	Tracker Trainer 98-0055	-
3	Power Cord (115V/100V) 98-0015	-
4	Power Cord (230V) 98-0016	-
5	Micro Clips 98-0036	-
6	Common Test Clips 98-0043	-
7	Huntron Microprobes 98-0078	-
8	Operation & Maintenance Manual 21-1052	-

To order any of the above items, or for further information, please contact Huntron.

SECTION 2

OPERATING INSTRUCTIONS

2-1. INTRODUCTION

This section describes the basic operation of the Tracker 2000. Throughout the rest of this manual the Tracker 2000 will be referred to simply as a "2000". Take time to read this section carefully so that you can take full advantage of all of the troubleshooting capabilities of the 2000.

2-2. UNPACKING YOUR INSTRUMENT

Your instrument was shipped with two Huntron Microprobes (one red and one black), two common test leads (black), two micro clip leads (blue), a power cord, and this manual. Check the shipment carefully and contact the place of purchase if anything is missing or damaged in shipment. If reshipment is necessary, please use the original shipping carton and packing foam. If these are not available, be sure that adequate protection is provided to prevent damage during shipment. See Section 4-2 for shipping information.

2-3. GENERAL OPERATION

Components are tested by the 2000 using a two terminal system (three terminal system when the built-in pulse generator is used), where two test leads are placed on the leads of the component under test. The 2000 tests components in-circuit, even when there are several components in parallel.

The 2000 is only intended for use in boards and systems with all voltage sources in a power-off condition. A 0.25 ampere signal fuse is connected in series with the channel A and B test terminals. Accidental contact of the test leads to active voltage sources (e.g. line voltage, powered-up boards or systems, charged high voltage capacitors, etc.), may cause this fuse to open, making replacement necessary. When the signal fuse blows, short circuit signatures will be displayed even with the test leads open.

CAUTION

The device to be tested must have all power turned off, and have all high voltage capacitors discharged before connecting the 2000 to the device.

The line fuse should only open when there is an internal failure inside the instrument. Therefore the problem should always be located and corrected before replacing this fuse.

2-4. FUSE REPLACEMENT

To replace either fuse, disconnect the 2000 from the power line. Remove the four case screws located on the underside of the case and lift off the top case half (see Section 4-4). The signal fuse is located in back of the front panel on the signal printed circuit board assembly (refer to Figure 6-3). The line fuse is located at the back of the main printed circuit board assembly behind the CRT (refer to Figure 6-2). Replace either fuse with a 0.25A, 250V, type AGC fuse.

2-5. PHYSICAL FEATURES

Before you begin to use the 2000, please take a few minutes to familiarize yourself with the instrument. All of the externally accessible features are discussed in Sections 2-6, 2-7 and 2-8.

2-6. Front Panel

The front panel of the 2000 is designed to make function selection easy. All push buttons are momentary action and have integral LED indicators that show which functions are active. Refer to Figure 2-1 and Table 2-1 for a detailed description of each item on the front panel.




Figure 2-1. Front Panel.

Table 2-1
Front Panel Controls and Connectors

Item No.	Name	Function
1	HORIZ Control	Controls the horizontal position of the CRT display.
2	VERT Control	Controls the vertical position of the CRT display.
3	INTENSITY Control Power On/Off Switch	Controls the intensity of the CRT display. Power Switch: Rotate clockwise to turn on.
4	TRACE ROTATE Control	Controls the trace rotation of the CRT display.
5	CRT Display	Displays the component signatures produced by the 2000.
6	Range Selectors	Push buttons that select one of four impedance ranges: low, medium 1, medium 2, and high.
7	AUTO Switch	Push button that initiates automatic scanning of the four ranges from low to high. The scanning speed is determined by the RATE control (see item #14).
8	Channel A Switch	Push button that causes channel A to be displayed.
9	Channel A Test Terminal	Fused test lead connector that is active when channel A is selected. All test lead connectors accept standard banana plugs
10	ALT Switch	Push button that causes the 2000 to alternate between channel A and channel B at a speed determined by the RATE control (see item #14).
11	COM Test Terminal	Test lead connector that is instrument common and the common reference point for both channel A and channel B.
12	Channel B Switch	Push button that causes channel B to be displayed.
13	Channel B Test Terminal	Fused test lead connector that is active when channel B is selected.
14	RATE Control	Controls the rate of channel alternation and/or range scanning.
15	G1 & G2 Terminals	Pulse generator output test lead connectors.
16	WIDTH Control	Controls the duty cycle of the internal pulse generator.
17	LEVEL Control	Controls the amplitude of the internal pulse generator.
18	Pulse Generator Selectors	Push buttons that select various output modes of the pulse generator: Positive (+), Negative (-), and PULSE/DC.
19	Frequency Selectors	Push buttons that select one of the three test signal frequencies: 50/60 Hz, 400 Hz, and 2000 Hz.
20	HIGH LOCKOUT Switch	Push button that activates a mode where it is not possible to enter the high range either by manual or automatic range selection.

2-7. Back Panel

Secondary controls and connectors are on the back panel. Refer to Figure 2-2 and Table 2-2 for a detailed description of each item on the back panel.




Figure 2-2. Back Panel.

Table 2-2
Back Panel Controls & Connectors

Item No.	Name	Function
1	Accessory Output Connector	Connector which provides power and clock to the Huntron Switcher Model 410.
2	Power Cord Connector	IEC standard connector that mates with any CEE-22 power cord.
3	FOCUS Control	Controls the focus on the CRT display.

2-8. CRT Display

The CRT displays the signature of the components being tested. The display has a graticule consisting of a horizontal axis which represents voltage, and a vertical axis which represents current. The axes divide the display into four quadrants. Each quadrant displays different portions of the signatures. Quadrant 1 displays positive voltage (+V) and positive current (+I), quadrant 2 displays negative voltage (-V) and positive current (+I), quadrant 3 displays negative voltage (-V) and negative current (-I), and quadrant 4 displays positive voltage (+ V) and negative current (-I). See Figure 2-3.

The horizontal axis is divided in eight divisions, which allow the operator to estimate the voltage at which changes in the signature occur. This is mainly useful in determining semiconductor junction voltages under either forward or reverse bias. Table 2-3 lists the approximate horizontal sensitivities for each range.




Figure 2-3. CRT Display.

Table 2-3
Horizontal Sensitivities

Range	Volts/Div
High	~15.0
Medium 2	~5.0
Medium 1	~3.75
Low	~2.5

2-9. OPERATION

The following sections explain how to use the front and back panel features. Use Sections 2-6 and 2-7 for the description and location of each control. Signatures of components will be covered in Sections 7 thru 15.

2-10. INITIAL SETUP

Turn the Power/Intensity knob clockwise. The 2000 should come on with the LEDs for power, channel A, 50/60 Hz, low range, and pulse/DC illuminated.

Focusing of the 2000 display is important in analyzing the test signatures. This is done by first turning the intensity control to a comfortable level and adjusting the focus control (back panel) for the narrowest possible trace.

Aligning the trace is important in determining which quadrants the portions of a signature are in. With a short circuit on channel A, adjust the trace rotation control until the trace is parallel to the vertical axis. Adjust the horizontal control until the vertical trace is even with the vertical axis. Open channel A, and adjust the vertical control until the horizontal trace is even with the horizontal axis. Once set, these adjustments should not have to be readjusted during normal operation.

The power is turned off by turning the Power/Intensity knob fully counterclockwise.

2-11. Range Selection

The 2000 is designed with four impedance ranges (low, medium 1, medium 2, and high). These ranges are selected by pressing the appropriate button on the front panel. It is best to start with one of the medium ranges (i.e. medium 1 or medium 2). If the signature on the CRT display is close to an open (horizontal trace), go to the next higher range for a more descriptive signature. If the signature is close to a short (vertical trace), go the next lower range.

The High Lockout feature, when activated, prevents the instrument from entering the high range in either the manual or Auto mode.

The Auto feature scans through the four ranges (three with the High Lockout activated) at a speed set by the Rate control. This feature allows the user to see the signature of a component in different ranges while keeping hands free to hold the test leads.

2-12. Channel Selection

There are two channels on the 2000 (channel A and channel B) which are selected by pressing the appropriate front panel button. When using a single channel, the red probe should be plugged into the corresponding channel test terminal and the black probe should be plugged into the common test terminal. When testing, the red probe should be connected to the positive terminal of a device (i.e. anode, +V, etc.) and the black probe should be connected to the negative terminal of a device (i.e. cathode, ground, etc.). Following this procedure should assure that the signature appears in the correct quadrants of the CRT display.

The Alternate mode of the 2000 is provided to automatically switch back and forth between channel A and channel B. This allows easy comparison between two devices or the same points on two circuit boards. The Alternate mode is selected by pressing the ALT button on the front panel, and the alternation frequency is varied by the Rate control. One of the most useful features of the 2000 is using the Alternate mode to compare a known good device with the same type of device that is of unknown quality. Figure 2-4 shows how the instrument is connected to a known good board and a board under test. This test mode uses the supplied common test leads to connect two equivalent points on the boards to the common test terminal. Note that the black probe is plugged into the channel B test terminal.

When using the Alternate and Auto features simultaneously, each channel is displayed before the range changes. Figure 2-5 shows the sequence of these changes.




Figure 2-4. Alternate Mode Setup.




Figure 2-5. Auto/Alternate Sequence.

2-13. Frequency Selection

The 2000 has three test signal frequencies (50/60 Hz, 400 Hz and 2000 Hz), which are selected by pressing the appropriate button on the front panel. In most cases the 50/60 Hz test signal is the best to start with. The other two frequencies are generally used to view small amounts of capacitance or large amounts of inductance.

2-14. Pulse Generator

The built-in pulse generator of the 2000 allows dynamic, in-circuit testing of certain devices in their active mode. In addition to using the red and black probes, the output of the pulse generator is connected to the control input of the device to be tested with one of the blue micro clips provided. The pulse generator has two outputs (G1 and G2) so that three terminal devices can also be tested in the Alternate mode. Figure-2-7 shows how to hook up the 2000 in the Alternate mode using the pulse generator.




Figure 2-6. Pulse Generator Comparison Mode.

A variety of output waveforms is available using the pulse generator selector buttons as shown in Figure 2-7. First select the Pulse mode or the DC mode using the PULSE/DC button. In Pulse mode, the LED flashes at a slow rate, while in DC mode, the LED is continuously on. Then select the polarity of output desired using the positive (+) and negative (-) buttons. All three buttons function in a "push-on/push-off" mode and only interact with each other to avoid the NOT ALLOWED state.




Figure 2-7. Pulse Generator Selector Chart.

Once the specific output type is selected, the exact output is set using the Level and Width controls. The Level control varies the magnitude of output amplitude from zero to 5 volts (peak or DC). During Pulse mode, the Width control adjusts the duty cycle of the pulse output from a low duty cycle to 50% maximum (square wave). The start of a pulse is triggered by the appropriate zero crossing of the test signal which results in the pulse frequency being equal to the selected test signal frequency. The end of a pulse is determined by the Width control setting which selects the duty cycle. The Width control has no effect when DC mode is selected.

2-15. HUNTRON SWITCHER 410 CONNECTIONS

Refer to Figure 2-8 for the interconnection diagram to use the Huntron Switcher 410 with the 2000. The two terminals marked TRACKER on the 410 are connected to either channel of the 2000 using the double banana plug cable supplied with the 410. Select the channel the Switcher is connected to. The accessory cable, which comes with the 410, is connected between the Accessory output connector (2000 back panel) and the two jacks on the 410 marked INPUT 8VDC-12VDC and EXT CLK. Each of the three connectors on the cable are different so that the cable can only be hooked up the correct way.




Figure 2-8. 2000/Switcher Interconnection.

The setup procedure supplies the 410 with power and a clock signal controlled by the Rate control on the 2000. To use the 410, set the TRACKER/OFF/EXTERNAL switch to TRACKER which illuminates the TRACKER LED. The REF/ALT/TEST switch when set to either REF or TEST is used in the normal manner, i.e. the selected device is continuously connected through the 410 to the 2000 and signatures can

be viewed by selecting a common pin and pressing the button for a particular IC pin number. When the REF/ALT/TEST switch is set to ALT, the 410 will alternate between the reference device and the test device at a frequency determined by the Rate control of the 2000. The Rate control on the 410 is disabled in this mode. If the Auto scanning feature of the 2000 is activated, the alternation rate of the 410 will be synchronized with the range scanning rate of the 2000. This activates a similar scanning sequence to that shown in Figure 2-5, except that forty different points on two devices can be easily examined instead of one point on two devices with the 2000 alone.

For best results, the 50/60 Hz test signal frequency should be selected when using the 410.

2-16. TRACKER TRAINING

A demonstration and training board and manual are available from Huntron which provides the user with more instruction on the basic operation of the instrument and helps the user become more familiar with signatures produced by the 2000.

For ordering and further information, refer to Section 1-4 in this manual or contact Huntron.

2-17. EXTERNAL CLEANING AND LUBRICATION

WARNING

To avoid electric shock or instrument damage, never get water inside the case.

To avoid instrument damage, never apply solvents to the instrument.

Should the 2000 case require cleaning, wipe the instrument with a cloth that is lightly dampened with water or mild detergent solution. The 2000 requires no lubrication.

2-18. STORAGE INSTRUCTIONS

For optimum protection, store unit indoors in a dry place.

SECTION 7 RESISTORS, CAPACITORS AND INDUCTORS

7-1. TESTING RESISTORS

A pure resistance across the test probes will cause the trace on the 2000 display to rotate in a counterclockwise direction around its center axis from an open circuit position. The degree of rotation is a function of the resistance value.

7-2. Low Range

The low range is designed to detect resistance between 1Ω and $1K\Omega$. Figure 7-1 shows the effect of resistance on the angle of rotation in low range. A 1Ω resistor causes almost 90 degrees of rotation, and a 50Ω resistor produces a 45 degree rotation. A 400Ω resistor causes a small rotation in angle. Resistors lower than 1Ω appear as a short circuit (i.e., vertical trace) and resistance values above 400Ω look like open circuits (i.e., horizontal trace).




Figure 7-1. Effects of Resistance on the Rotation Angle - Low Range.

7-3. Medium 1 Range

The medium 1 range is designed to detect resistance between 50Ω and $10K\Omega$. Figure 7-2 shows the signatures for a 50Ω resistor, a $1K\Omega$ resistor, and a $10K\Omega$ resistor using the medium 1 range. Resistors that are smaller than 50Ω appear almost as a vertical line. A $1K\Omega$ resistor causes an angle of rotation of 45 degrees, while the display for a $10K\Omega$ resistor shows only slight rotation. Resistance values higher than $10K\Omega$ produce such a small rotation angle that it appears almost as a horizontal line.




Figure 7-2. Effects of Resistance on the Rotation Angle - Medium 1 Range.

7-4. Medium 2 Range

The medium 2 range is designed to detect resistance between $1K\Omega$ and $200K\Omega$. Figure 7-3 shows the signatures for a $1K\Omega$ resistor, a $15K\Omega$ resistor, and a $200K\Omega$ resistor using the medium 2 range. Resistance values smaller than $1K\Omega$ appear almost as a vertical line. A $15K\Omega$ resistor causes an angle of rotation of 45 degrees, while the display for a $200K\Omega$ resistor shows only slight rotation. Resistors higher than $200K\Omega$ produce such a small rotation angle that it appears almost as a horizontal line.




Figure 7-3. Effect of Resistance on the Rotation Angle - Medium 2 Range.

7-5. High Range

The high range is designed to detect resistance between $3K\Omega$ and $1M\Omega$. Figure 7-4 shows the signatures for a $3K\Omega$ resistor, a $50K\Omega$ resistor, and a $1M\Omega$ resistor using the high range. Resistors that are smaller than $3K\Omega$ appear almost as a vertical line. A $50K\Omega$ resistor causes an angle of rotation of 45 degrees, while the display for a $1M\Omega$ resistor shows only slight rotation. Resistance values higher than $1M\Omega$ produce such a small rotation angle that it appears almost as a horizontal line.




Figure 7-4. Effects of Resistance on the Rotation Angle-High Range.

7-6. TESTING CAPACITORS

With a capacitor connected to the 2000, the voltage, $V(t)$, across the capacitor is given as:

$$V(t) = A \sin (\omega t) \dots\dots\dots (1)$$

The current in the loop, $I(t)$, is 90 degrees out of phase with respect to the voltage and is given as:

$$I(t) = B \cos (\omega t) \dots\dots\dots (2)$$

where A and B are constants, and ω is the test signal frequency in radians/sec.

From equation (1):

$$V(t)/A = \sin (\omega t)$$

or

$$V^2(t)/A^2 = \sin^2 (\omega t) \dots\dots\dots (3)$$

From equation (2):

$$I(t)/B = \cos (\omega t)$$

or

$$I^2(t)/B^2 = \cos^2 (\omega t) \dots\dots\dots (4)$$

Adding equations (3) and (4):

$$V^2(t)/A^2 + I^2(t)/B^2 = \sin^2 (\omega t) + \cos^2 (\omega t) = 1 \dots\dots\dots (5)$$




Figure 7-5. Signatures of a $0.22\mu\text{F}$ Capacitor.

This is the equation of an ellipse. It becomes a circle if $A = B$. The size and shape of the ellipse depends on the capacitor value, test signal frequency, and the selected impedance range.

Figure 7-5 shows the signatures of a $0.22\mu\text{F}$ capacitor in each of the twelve combinations of range and frequency. Note that this value of capacitance appears to be an open circuit in the low range at 60 Hz, while in the high range at 2000 Hz this value is equivalent to a short circuit. In between the extremes this capacitor produces a variety of ellipsoids which demonstrates that certain range and frequency combinations are better than others for examining this particular value. Table 7-1 lists the range of capacitance covered by each of the twelve range and frequency combinations. The lowest value of capacitance in each combination gives a narrow horizontal ellipsoid on the display and capacitors less than the lower bound look like an open circuit. The upper bound of capacitance will produce a narrow vertical ellipsoid with capacitors of greater value appearing as the vertical line signature of a short circuit.

Table 7-1
Min/Max Capacitance Values

RANGE	TEST FREQUENCY		
	50/60	400 Hz	2000 Hz
HIGH	.001 μF -1 μF	500pF-.1 μF	100pF-.02 μF
MEDIUM 2	.01 μF -2 μF	.001 μF -.5 μF	200pF-.05 μF
MEDIUM 1	.2 μF -50 μF	.02 μF -5 μF	.005 μF -1 μF
LOW	5 μF -2000 μF	.5 μF -100 μF	.2 μF -25 μF

7-7. TESTING INDUCTORS

Inductors, like capacitors, produce elliptical signatures on the 2000 display. Figure 7-6 shows the signatures produced in each of the twelve range and frequency combinations by a 250mH inductor.




Figure 7-6. Signatures of a 250mH Inductor.

7-8. TESTING FERRITE INDUCTORS

Ferrite inductors can be checked with the 2000, but produce a signature that differs from the previously described inductor. Ferrite inductors operate well at high frequencies, but saturate at low frequencies. Figure 7-7 shows the signatures of a 490mH ferrite inductor tested at 60 Hz. In low and medium 1 range the signatures show distortion. However, in medium 2 and high range, the impedance of the inductor is low compared with the internal impedance of the 2000 so the signatures are a "split" vertical trace. Figures 7-8 and 7-9 show the signatures of ferrite inductor at 400 Hz and 2000 Hz respectively.






Figure 7-7. Signatures of a 490mH Ferrite Inductor Tested at 60 Hz.



Low


Medium 1



Medium 2


High

Figure 7-8. Signatures of 490mH Ferrite Inductor at 400 Hz.



Low

Medium 1



Medium 2

High

Figure 7-9. Signatures of a 490mH Ferrite Inductor at 2000 Hz.

SECTION 8 TESTING DIODES

8-1. THE SEMICONDUCTOR DIODE AND ITS CHARACTERISTICS

8-2. Diode Symbol and Definition

A semiconductor diode is formed by the creation of a junction between P-material and N-material within a crystal during the manufacturing process. The standard semiconductor diode has in its symbol an arrow to indicate the direction of forward current flow, as shown in Figure 8-1. With positive voltage applied to the P-material and negative voltage applied to the N-material, the diode is said to be forward biased, as shown in Figure 8-2. The current (I_f) increases rapidly with small increases in applied voltage (V).

When the applied voltage is reversed, the P-material is negative with respect to the N-material and very small levels of current flow through the diode. The small current (I_o) is the diode "reverse saturation current", and its magnitude increases with temperature. In practice, I_o can be ignored.




Figure 8-1. Diode Symbol.




Figure 8-2.
P-N Junction Biased in the Forward Direction.

Figure 8-3.
P-N Junction Biased in the Reverse Direction.

8-3. The Volt-Ampere Characteristic

For a P-N junction, the current (I) is related to the voltage (V) by the following equation:

$$I = I_0 (\exp (kV) - 1)$$

Where k is a constant depending on the temperature and material. The volt-ampere characteristic described by the equation above is shown in Figure 8-4. For the sake of clarity, the current (I_0) has been greatly exaggerated in magnitude. The dashed portion of the curve in Figure 8-4 indicates that, at a certain reverse voltage (V_{BR}), the diode characteristic exhibits an abrupt and marked departure from the equation above. At this critical voltage, a large reverse current flows and the diode is said to be in the breakdown region.

A good diode has very large reverse biased resistance and small forward biased resistance. The forward junction voltage drop (V_f) is between 0.5 Volts and 2.8 Volts depending on the semiconductor material. For example, V_f is 0.6 Volts for a silicon diode, whereas V_f is 1.5 Volts for a typical light-emitting diode. The 2000 can visually display all these parameters.




Figure 8-4. The Volt-Ampere Characteristic of a Semiconductor Diode.

8-4. SILICON DIODES

8-5. Signatures Of A Good Diode

Figure 8-5 shows typical signatures (low, medium 1, medium 2, and high range) and waveforms, plus the circuit equivalent for a good silicon diode. The forward junction voltage drop of a diode can be determined (approximately) from the low range signature (each horizontal division is approx. 2.5 Volts).





Figure 8-5. Signatures of a Silicon Diode at 60 Hz.

8-6. Signatures Of Defective Diodes

A diode is defective if it is open, is shorted (low impedance), exhibits high internal impedance, or exhibits leakage. Figure 8-6 shows the signatures of an "open" diode in all ranges.

The 2000 is capable, in the low range, of detecting resistance higher than 1Ω , and this resistance causes the vertical line to rotate in a clockwise direction. The angle of rotation is a function of the resistance. Figure 8-7 shows the effect of circuit resistance on the trace rotation while in the low range. This small short circuit resistance does not cause rotation in the medium 1, medium 2 and high ranges.

Figure 8-8 shows the waveforms, circuit equivalent and signatures of a diode that exhibits a nonlinear resistance in series with the diode junction. This resistance effects the ability of the diode to turn on at the proper voltage, and causes excessive heat dissipation.

In low range, the 2000 is capable of detecting series resistance as low as 1Ω . However, Medium 1 range is only capable of detecting such resistance higher than 50Ω .

TESTING DIODES




Figure 8-6. Signature of an Open Diode.








Figure 8-7. Effect of Resistance on the Signature in Low Range at 60 Hz.



Good 1N4001 Diode.



1N4001 with 10Ω series resistance.



1N4001 with 100Ω series resistance.

Figure 8-8a. Signature Deviation from a Good Diode in Low Range at 60Hz.




Figure 8-8b. Signature Deviation from a Good Diode at the Medium 1 Range at 60 Hz.

Another diode failure mode is leakage resistance which can be modeled as a resistance in parallel with a perfect diode shown in Figure 8-9a.

Figures 8-9a through 8-9e show the waveforms, circuit equivalent and signatures of a diode that exhibits a nonlinear resistance in parallel with the diode junction when reverse biased (leakage). This resistance effects the ability of the diode to provide maximum output for a given input. The 2000 is capable of detecting leakage resistance with values between 1Ω to $2\text{ M}\Omega$.




Figure 8-9a. Model of Diode with Leakage Resistance.




Figure 8-9b. Influence of Leakage Resistance in Low Range at 60 Hz.

TESTING DIODES




Figure 8-9c. Influence of Leakage Resistance in Medium 1 Range at 60 Hz.




Figure 8-9d. Influence of Leakage Resistance in Medium 2 Range at 60 Hz.




Figure 8-9e. Influence of Leakage Resistance in High Range at 60 Hz.

8-7. Signatures of a High Voltage Diode

High voltage diodes are tested in the same manner as that described for diodes in section 8-4. High voltage diodes, such as the HV30, display higher forward voltage drop (V_f) than low voltage diodes because the doping is different and the diode junction must withstand the rated high voltage. High voltage diodes also exhibit higher junction capacitance. This capacitance is most easily viewed when using the 2000 Hz test frequency. Figures 8-10 a and b show the signatures of a 1N4001 and a HV30 (3KV breakdown) when they are tested at 60 Hz and 2000 Hz respectively.




Figure 8-10a. Signatures of a 1N4001 and an HV30 in Low Range at 60 Hz.




Figure 8-10b. Signatures of a 1N4001 and an HV30 in Low Range at 2000 Hz.

8-8. RECTIFIER BRIDGES

A rectifier bridge assembly is made up of four diodes configured as shown in Figure 8-11. Points A and B are the AC power input terminals, and points C and D are the positive and negative output terminals, respectively. To test the bridge, the 2000 is first connected to terminals A and B as shown in Figure 8-11.




Figure 8-11. Rectifier Bridge Test Connections - AC Input.

A good bridge appears as an open circuit to the 2000 because the diodes are reverse biased. Figure 8-12 shows the signature produced by a good bridge with the 2000 connected across points A and B. Figure 8-13 shows the signatures produced by a bridge with either diode D2 or D4 shorted, while Figure 8-14 shows the signature produced with either diode D1 or D3 shorted.




Figure 8-12. Signature of a Good Rectifier Bridge (All Ranges at 60 Hz).




Figure 8-13.
Signature with D2 or D4 Shorted in Low
Range at 60 Hz.




Figure 8-14.
Signature with D1 or D3 Shorted in Low
Range at 60 Hz.

Figure 8-15 shows the test connections of the 2000 to the positive and negative terminals of the rectifier bridge. Channel A is connected to the positive terminal, and common is connected to the negative terminal. Figure 8-16 shows signatures of a good bridge when connected as shown in Figure 8-15.

Figure 8-17 shows a reversal of the test connections shown in Figure 8-15. Figure 8-18 shows the signatures resulting from the reversal of the test connections to the bridge.




Figure 8-15. Rectifier Bridge Connections — DC Output.




Figure 8-16. Signature of the DC
Output in Low Range at 60 Hz.




Figure 8-17. Rectifier Bridge - Reversed Test Connections.




Figure 8-18. Signature with DC
Output Reversed in Low Range
at 60 Hz.

8-9. LIGHT EMITTING DIODES

Light emitting diodes (LEDs) may be tested with the 2000 by using the low range and connecting the probes across the LED. A good LED provides an adequate amount of light as a result of the 2000 connections. Figure 8-19 shows the signatures for different colored LEDs, each of which exhibit different forward voltages (V_f).




Figure 8-19. LED Signatures.

8-10. ZENER DIODES

The zener diode is unique among the semiconductor family of devices in that its electrical properties are derived from a rectifying junction which operates in the reverse bias region. Figure 8-20 shows the volt-ampere characteristics of a typical 30 Volt zener diode.




Figure 8-20. Characteristics of a Typical 30V Zener Diode.

Figure 8-20 shows that the zener diode conducts current in both directions, with the forward current being a function of the forward voltage. Note that the forward current is small until the forward voltage is approximately 0.65V, then the forward current increases rapidly. When the forward voltage is greater than 0.65V, the forward current is limited primarily by the circuit resistance external to the diode. This is essentially equivalent to a regular silicon diode for current flow in the forward direction.

The reverse current is a function of the reverse voltage and, for most practical purposes, is zero until such time as the reverse voltage equals the PN junction breakdown voltage. At this point the reverse current increases rapidly. The PN junction breakdown voltage (V_z) is usually called the zener voltage. Commercial zener diodes are available with zener voltages from about 2.4 V to 200V. The 2000 displays the zener diode breakdown voltage (V_z) on the display.

Figure 8-21 shows the signatures produced by the zener diode.






Figure 8-21. Signatures of a 1N5242 Zener Diode at 60 Hz.

In the low range, the 2000 test signal at the probes is 10 Volts peak which is insufficient to cause zener breakdown for the 1N5242. As a result, the signature looks identical to that of a general purpose diode such as a 1N4001. However, in the medium 1 range, the 2000 test signal is 15 Volts peak and the zener voltage (V_z) can be seen.

A good zener diode gives a sharp, well-defined signature of zener breakdown voltage, while an inferior zener device gives a signature with a rounded corner (refer to Figures 8-22 and 8-23).



Figures 8-22. Signature of a good Zener Diode in Medium 1 Range at 60 Hz.



Figures 8-23. Signature of an inferior Zener Diode in Medium 1 Range at 60 Hz.

Figure 8-24 shows that the base-emitter junction of a silicon bipolar transistor (a PN2222) exhibits the property of a zener diode. The zener voltage (V_Z) can be determined from the signature. In this example, V_Z is approximately 6.3 Volts.




Figure 8-24. Signatures of a PN2222 B-E Junction at 60Hz.

Figure 8-25 shows the effect of testing the PN2222 B-E junction in the high range at 2000 Hz. The capacitance of the junction causes a loop to appear.




Figure 8-25. Signature of a PN2222 B-E Junction in High Range at 2000 Hz.

TESTING DIODES

NOTES:

SECTION 9

TESTING TRANSISTORS

9-1. BIPOLAR JUNCTION TRANSISTORS

A bipolar junction transistor consists of a silicon crystal in which a layer of N-type silicon is sandwiched between two layers of P-type silicon. This type of transistor is referred to as a PNP type. Figure 9-1 shows a PNP and its circuit symbol.

A transistor may also consist of a layer of P-type silicon sandwiched between two layers of N-type silicon. This is referred to as an NPN transistor. Figure 9-2 shows an NPN transistor and its circuit symbol.

The three layers of a transistor are known as the emitter, base, and collector. The arrow on the emitter lead specifies the direction of current flow when the base-emitter is biased in the forward direction.




Figure 9-1. PNP Transistor and Circuit Symbol.




Figure 9-2. NPN Transistor and Circuit Symbol.

The test signals at the 2000 probes are sinusoidal and can be used to forward bias, as well as reverse bias, a semiconductor junction. To test a transistor, the base-emitter (B-E), collector-base (C-B), and a collector-emitter (C-E) connections all need to be examined.

9-2. An Important Note About Testing Transistors

Use of this instrument may alter the current gain (h_{FE} or β) of a bipolar transistor whenever the emitter is tested. Either the base-emitter or collector-emitter test circuits satisfy this criterion. While heating of the device due to the current produced by the instrument may cause a temporary change in h_{FE} (most noticeable in the low range), a permanent shift in h_{FE} may occur whenever the base-emitter junction is forced into reverse breakdown ($\approx 6-20$ Volts). The magnitude of the shift depends on the duration of the test and the range selected with the low current ranges, MED2 and HIGH, producing the smallest changes.

Most bipolar transistor circuit designers take into account a wide variation in h_{FE} as a normal occurrence and design the related circuitry to function properly over the expected range of h_{FE} . The effects mentioned above are for the most part much smaller than the normal device variation so that the use of this instrument will have no effect on the functionality of good devices and can fulfill its intended purpose of a means to locate faulty components. However, some circuits may depend on the h_{FE} of the particular part in use e.g. instrumentation that is calibrated to a certain h_{FE} value, or precision differential amplifiers with matched transistors. In such instances, this instrument should not be used as its use may cause the h_{FE} to shift outside the limited range where calibration can correct for any change.

Suggestions to minimize effects on bipolar transistors:

1. Keep the duration of the test as short as possible.
2. Use the medium 2 or high ranges as much as possible.
3. Identify the base, emitter, and collector pins of the device and then test the collector-base junction to determine whether it is an NPN or PNP. Since the emitter is not tested there will be no effect on h_{FE} . Then use the three terminal test method described in Section 10, "Using the Pulse Generator". This test method does not reverse bias the base-emitter junction and can determine complete device functionality.

9-3. NPN BIPOLAR TRANSISTORS

A bipolar transistor consists of two PN junctions which the 2000 can examine in a manner similar to that used for testing diodes. Figure 9-3 shows an equivalent circuit for a NPN Bipolar transistor.




Figure 9-3. Equivalent Circuit of an NPN Transistor.

9-4. B-E Junction

The B-E junction exhibits a zener diode characteristic, i.e., normal diode voltage drop under forward bias, and zener breakdown under reverse bias with V_z usually in the range of 6 to 10 Volts. Figure 9-4 shows the signatures produced by the B-E junction of a 2N3904 NPN transistor in each range.




Figure 9-4. Signature of an NPN Transistor (2N3904) at 60 Hz Base with Emitter as Common.

9-5. C-B Junction

From Figure 9-3, it is seen that the C-B junction is a simple diode and it produces signatures like that of a diode in all ranges (refer to Figure 9-5).

9-6. C-E Connection

Referring to Figure 9-3, the C-E test examines a series connection of the two junctions, i.e., a simple diode in series with a zener diode. The resulting signatures are shown in Figure 9-6. When the collector is positive with respect to the emitter (right side of display) the C-B diode is reversed biased and the combination appears as an open circuit. This is expected because the normal operation of an NPN transistor uses positive C-E voltage and there is no base drive in the test circuit. When the collector is negative with respect to the emitter, the C-B diode is forward biased and the B-E junction goes into zener breakdown. The low impedance section of the signature is displaced to the left of the vertical axis by the sum of the voltage drops across the two junctions.




Figure 9-5. Signatures of an NPN Transistor (2N3904) at 60 Hz Collector with Base as Common.




Figure 9-6. Signatures of an NPN Transistor (2N3904) at 60 Hz Collector with Emitter as Common.

9-7. PNP BIPOLAR TRANSISTORS

The testing of PNP transistors is the same as that described for NPN transistors, except that the signatures are reversed from those of an NPN device. This is because in the equivalent circuit of a PNP transistor the polarity of the two diodes is reversed (see Figure 9-7).




Figure 9-7. Equivalent Circuit of a PNP Transistor.

9-8. B-E Junction

The signatures produced by the Base-Emitter junction are shown in Figure 9-8.




Figure 9-8. Signatures of a PNP Transistor (2N3906) at 60 Hz with Emitter as Common.

9-9. C-B Junction

The signatures of the Collector-Base junction are shown in Figure 9-9.




Figure 9-9. Signatures of a PNP Transistor (2N3906) at 60 Hz Collector with Base as Common.

9-10. C-E Connection

The signatures of the Collector-Emitter connection are shown in Figure 9-10.




Figure 9-10. Signatures of a PNP Transistor (2N3906) at 60Hz Collector with Emitter as Common.

9-11. POWER TRANSISTORS - NPN AND PNP

Transistor testing procedures described in Sections 9-3 through 9-10 are applicable to power transistors. However, most power transistors show capacitance in the signature when the high range is used. Figure 9-11 shows the loop in the signature caused by capacitance.





Figure 9-11. Signature of an NPN Power Transistor (TIP50) at 60 Hz and 2000 Hz. Base with Emitter as Common.

9-12. DARLINGTON TRANSISTORS



The Darlington transistor is basically two transistors connected to form a composite pair as shown in Figure 9-12. The input resistance of Q2 constitutes the emitter load for Q1.

Darlington transistors are tested in the same manner as NPN and PNP bipolar transistors, except their signatures differ. Figure 9-13 shows the equivalent circuit of a commonly used NPN Darlington transistor, the TIP112, and its pin assignments.

Figure 9-12. Darlington Transistor - Schematic Diagram.




Figure 9-13. The TIP112 Darlington Transistor.

9-13. Comparing B-E Junctions

It is useful to compare the B-E junction of a Darlington transistor with that of a regular transistor. Figure 9-14 shows the test circuit and Figure 9-15 shows the signatures.






Figure 9-14. Base-Emitter Test Circuit.



Darlington Transistor
TIP112

Regular Transistor
TIP29





Low

Low





Medium 1

Medium 1



Medium 2

Medium 2



High

High

Figure 9-15. Signature Comparison of a Darlington Transistor (TIP112) and a Regular Transistor (TIP29) at 60 Hz. Base with Emitter as Common.

9-14. Comparing C-E Connections

This section compares the C-E connections of a Darlington transistor and a regular transistor. Figure 9-16 shows the test circuit and Figure 9-17 shows the signatures.

The left half of the Darlington signature is dominated by D1, while the left half of the regular transistor shows the C-B diode in series with the B-E zener. The right half of both signatures is an open circuit which is correct for any NPN device as that is the normal operating quadrant and there is zero base current.





Figure 9-16. Collector-Emitter Test Circuit.


9-15. Comparing C-B Junctions

The C-B signatures of a Darlington transistor are the same as the C-E signatures. They are also the same as the C-B signatures of a regular transistor. The only difference is in what causes the signatures: in the Darlington, they are dominated by the C-B junction of Q1.


Darlington Transistor
TIP112




Low



Medium 1




Medium 2




High


Regular Transistor
TIP29




Low



Medium 1



Medium 2



High

Figure 9-17. Signature Comparison of a Darlington Transistor (TIP112) and a Regular Transistor (TIP29) at 60 Hz. Collector with Emitter as Common.

9-16. JUNCTION FIELD EFFECT TRANSISTORS




Figure 9-18. Basic Structure of an N-Channel JFET.
 (Note: In a P-channel JFET the voltages would be reversed.)

The structure of an N-channel Junction Field Effect Transistor (JFET) is shown in Figure 9-18. Resistive contacts are made to the ends of a semiconductor bar of N-type material (if P-type material is used, the device is referred to as a P-channel JFET). The voltage supply connected to the ends causes current to flow along the length of the bar. This current is made up of majority carriers, which in this case are electrons. The circuit symbol is shown in Figure 9-19.




Figure 9-19. Circuit Symbol for an N-Channel JFET.

The following FET notation is standard:

SOURCE: The source (S) is the terminal at which the majority carriers enter the bar. The current entering the bar at S is designated by I_s .

DRAIN: The drain (D) is the terminal at which the majority carriers leave the bar. The current entering the bar at D is designated by I_d . If D is more positive than S, then the drain to source voltage is (V_{ds}) positive.

GATE: On both sides of the N-type bar shown in Figure 9-18, heavily doped (P+) sections of acceptor impurities have been created by alloying, by diffusion, or by some other means of creating P-N junctions. These sections of impurities are called the gate (G). The gate to source voltage (V_{gs}) is applied to reverse bias the P-N Junction. The current entering the bar is designated I_g .

CHANNEL: The section of N-type material between the two gate sections is the channel through which the majority carriers travel from source to drain.

9-17. Gate-Source Connection

The signatures of the Gate-Source connection are shown in Figure 9-20.




Figure 9-20. Signatures of an N-Channel JFET (2N5638) at 60 Hz. Gate with Source as Common.

9-18. Drain-Gate Connection

The signatures of the Drain-Gate connection are shown in Figure 9-21.




Figure 9-21. Signatures of an N-Channel JFET (2N5638) at 60 Hz. Drain with Gate as Common.

9-19 Drain-Source Connection

Reference: 9-19-1, 9-19-2, 9-19-3

The signatures of the Drain-Source connection are shown in Figure 9-22. Drain with Source as Common.




Figure 9-22. Signatures of an N-Channel JFET (2N5638) at 60 Hz. Drain with Source as Common.

9-20. MOS FIELD EFFECT TRANSISTORS

MOS field-effect transistors (MOSFETs) are constructed as either "depletion" or "enhancement" mode devices. Each type requires a distinct test procedure with the 2000. Figure 9-23 shows the construction and circuit symbol of N-channel and P-channel MOSFETs. The depletion mode MOSFET is a "normally on" device. When $V_{gs} = 0$ a conducting path exists between source and drain. An enhancement mode MOSFET is a "normally off" device, and increasing the voltage applied to the gate will enhance channel conduction, and depletion will never occur.

Because MOS devices require higher voltage levels for testing than JFETs, the medium 2 range should be used. The amount of "in-circuit" loading that can be tolerated is limited by the impedance of the signal generator inside the 2000.




Figure 9-23. N-Channel and P-Channel MOSFET Devices.

9-21. MOSFET WITH PROTECTION DIODE




Figure 9-24. VN10KM MOSFET with a Gate-Source Protection Diode.

Some MOSFET devices have an input protection diode, and the 2000 displays the effect of this diode. Figure 9-24 shows a Siliconix N-channel enhancement mode MOSFET (VN10KM). This device has a protection diode between the gate and source.

9-22. Gate-Source Connection

Figure 9-25 shows the signatures of the protection zener diode in the low, medium 1, medium 2 and high ranges. The test signal in the low range is 10 Volts peak and is not high enough to cause zener breakdown. The test signal in the medium 2 range is 20 Volts peak and is just high enough to cause zener breakdown. However, in the high range, the test signal is sufficient to cause zener breakdown.




Figure 9-25. Signatures of an N-Channel Enhancement Mode MOSFET (VN10KM) at 60 Hz. Gate with Source as Common.

9-23. Drain-Gate Connection

The signatures of the Drain-Gate connection are shown in Figure 9-26.




Figure 9-26. Signatures of an N-Channel Enhancement Mode MOSFET (VN10KM) at 60 Hz. Drain with Gate as Common.

9-24. Drain-Source Connection

The signatures of the Drain-Source connection are shown in Figure 9-27.




Figure 9-27. Signatures of an Enhancement Mode MOSFET (VN10KM) at 60 Hz. Drain with Source as Common. Gate Open Circuit.

9-25. MOSFET WITHOUT A PROTECTION DIODE




Figure 9-28. VN10LM MOSFET without a Gate-Source Protection Diode.

Figure 9-28 shows a Siliconix N-channel enhancement mode MOSFET (VN10LM). This device does not have a protection diode between the gate and source, and the substrate is internally connected to the source.

The signatures of Gate-Source Connection and the signatures of the Drain-Gate Connection are open circuit signatures. The signatures of the Drain-Source Connection are the same as the signatures of the Drain-Source Connection of the VN10KM (See Figure 9-27).

SECTION 10

USING THE PULSE GENERATOR

10-1. INTRODUCTION

The previous sections have dealt with using the 2000 with two test leads to check components. This method is all that is necessary to test two terminal components, and yields useful information for many three terminal components as well. However, the 2000 has additional capability to test three terminal devices using the built-in pulse generator. The pulse generator provides a signal to the control input of a device while the normal test terminals of the 2000 are used to examine the outputs of the device. This method puts the device under test in its active region and a signature is produced that is the result of the device turning on and off. Each test circuit in this section that uses the pulse generator shows the specific setup of the pulse generator selector buttons for the particular application. See Section 2-14 for pulse generator operation instructions.

10-2. SILICON CONTROLLED RECTIFIERS (SCRs)

The symbol and equivalent circuit of a silicon controlled rectifier is shown in Figure 10-1. An SCR looks like a diode across its gate-cathode junction. Note that the gate-cathode breakdown voltage can be observed in the High range.




Figure 10-1. Silicon Controlled Rectifier.




Figure 10-2. Signatures of a SCR (C103) at 60 Hz. Gate with Cathode as Common.

An SCR is equivalent to two diodes back to back between the gate and anode junction (see Figure 10-1). The 2000 displays these back to back diodes as an open circuit. The signatures for the anode-gate and anode-cathode connections are open circuit horizontal signatures in all ranges.




Figure 10-3. SCR Test Circuit Using the Pulse Generator.

The pulse generator can drive the gate of an SCR as shown in the test circuit of Figure 10-3. With the Level control at zero, a horizontal trace is displayed (see Figure 10-4). This is expected since SCRs normally show an open circuit between anode and cathode or between anode and gate. Using maximum pulse stimulus (width = max), a point is reached as the level is increased where the SCR turns on, and the signature becomes like that of a diode. This is shown in Figure 10-5 for an SCR in all ranges.




Figure 10-4. Zero Level All Ranges at 60 Hz.




Figure 10-5. Effect of the Level Control (width = max) at 60 Hz.

USING THE PULSE GENERATOR

The Width control can be varied over most of its range of adjustment without producing any change in the low range signature shown in Figure 10-7. This indicates a normal SCR that is switched on by any pulse that exceeds some minimum duration and remains in conduction until the anode-cathode signal changes polarity.

The best ranges for testing SCRs are the low and medium 1 ranges because those ranges have sufficient available current to produce normal action in many typical SCRs. In the medium 2 and high ranges, the maximum available current is much less than the minimum holding current of most SCRs and therefore the SCR switching characteristic cannot be observed.




Figure 10-7. Low Range at 60 Hz.

10-3. TRIAC DEVICES

The triac is a bidirectional thyristor that was developed to extend the positive or negative supply of an SCR and to allow firing on either polarity with either positive or negative gate current pulses. Figure 10-8 shows the construction and symbol of a triac.

Between the gate and MT1, there are two diodes in parallel (see Figure 10-9). The resulting signatures are shown in Figure 10-10.




Figure 10-8. The Construction and Symbol of a Triac.




Figure 10-9. Gate-MT1 Equivalent Circuit.

USING THE PULSE GENERATOR




Figure 10-10. Signatures of a 2N6070 Triac at 60 Hz. Gate with MT1 as Common.

The signatures for MT2-Gate and MT2-MT1 are open circuit signatures in all ranges.




Figure 10-11. Triac Test Circuit Using the Pulse Generator.

The test circuit for a triac using the pulse generator is shown in Figure 10-11. With the Level control at zero, an open circuit trace will be displayed. As the level is increased from zero (width = max) the triac will initially turn on in the first quadrant just like an SCR. Then with a slight increase in level, the triac turns on in the third quadrant also, which produces the back-to-back diode characteristic shown in Figure 10-12. This signature demonstrates the normal bidirectional conduction that is characteristic of a triac in the on state.




Figure 10-12. MT1-MT2 Signatures of a 2N6070 Triac with Gate Connected to the Pulse Generator at 60 Hz.

In all other ways, triacs are quite similar to SCRs. There is little change in the low range signature with various settings of the width control once the triac has turned on, which verifies that a triac will continue to conduct after a pulse fires the gate. The medium 2 and high ranges have insufficient current to detect typical triac switching action and should not be used.

10-4. TRANSISTORS

Figure 10-13a shows the test circuit for an NPN transistor using the pulse generator to drive the base. With the Level control at zero (fully counterclockwise), the display shows the signature in Figure 10-13b. This signature is the same as that for the collector-base junction of an NPN Transistor in the medium 1 range. This is because the pulse generator output (G1) at zero level is equivalent to a 100Ω resistor connected to common, and 100Ω appears as a short circuit in that range.

USING THE PULSE GENERATOR




Figure 10-13a. NPN Transistor Test Circuit Using the Pulse Generator.




Figure 10-13b. Medium 1 Range at 60 Hz.

With the Width control turned fully clockwise, as the level is increased slowly from zero, a threshold will be reached where the "open circuit" horizontal line in the first quadrant will begin to move upward (see Figure 10-14a). This constant current signature is like that produced by a transistor curve tracer except that only one curve is shown instead of a family of curves. If the level is increased further, the horizontal portion of the signature will eventually move above the top end of the vertical axis. In the medium 1 range, the signature will then appear as a nearly vertical line indicating a low impedance.




Figure 10-14a. Effect of the Level Control on NPN Test (Width = Max). Medium 1 Range at 60 Hz.




Figure 10-14b. Effect of the Width Control at Constant level on NPN Test. Medium 1 Range at 60 Hz.

The solid signature in Figure 10-14a is the result of maximum pulse stimulus. If the Width control is reduced from its maximum to about 40%, the signature shown in Figure 10-14b results. This display essentially shows the signatures of Figure 10-13b and 10-14a superimposed over one another with each one at half intensity in the first quadrant. This composite signature means that the transistor is actually switching on and off with the pulse stimulus.

PNP transistors can also be tested using the test circuit of Figure 10-15a. With the Level control at zero, the signature shown in Figure 10-15b is produced. As for the NPN transistor, this signature is the result of the collector-base junction of the transistor.




Figure 10-15a. PNP Transistor Test Circuit using the Pulse Generator.




Figure 10-15b. Medium 1 Range at 60 Hz.

The discussion for the NPN transistor applies to the PNP as well except that the first and third quadrants are reversed. Figure 10-15c shows the effect of the level control (width= max) and Figure 10-15d shows the effect of the width control at a constant level.




Figure 10-15c. Effect of the Level control
(Width = Max)
Medium 1 Range at 60 Hz.




Figure 10-15d. Effect of the Width control
at a Constant Level
Medium 1 Range at 60 Hz.

10-5. OPTOCOUPLED

The optocoupler (Optically Coupled Isolator, Photo-coupler) is a device designed for the transformation of electrical signals by utilizing optical radiant energy so as to provide coupling with electrical isolation between the input and the output.

These devices consist of a gallium arsenide infrared emitting diode and a silicon photo-device and provide high voltage isolation between separate pairs of input and output terminals. They include:

- Transistor optocouplers
- Darlington transistor optocouplers
- SCR optocouplers
- Triac optocouplers
- Photocell optocouplers

10-6. Transistor Optocoupler




Figure 10-16. Pin Configuration of a 4N25 Transistor Optocoupler.

The 4N25 transistor optocoupler consists of a gallium arsenide infrared light emitting diode coupled with a silicon phototransistor in a dual-in-line package.

Using the 2000 in the two terminal mode, some data about optocouplers can be learned. The input LED of the optocoupler can be tested as a stand alone diode. Figure 10-16 shows the pin configuration of a 4N25. Figure 10-17 shows the signatures of the LED part of a 4N25.

In a similar manner, the output NPN transistor can be tested by examining the signatures of base-emitter (Figure 10-18) and collector-emitter (Figure 10-19).




Figure 10-17. Signatures of the LED of a 4N25 at 60 Hz. Pin 1 with Pin 2 as Common.

USING THE PULSE GENERATOR




Figure 10-18. Signatures of the Base-Emitter of a 4N25 at 60 Hz. Pin 6 with Pin 4 as Common.




Figure 10-19. Signatures of the Collector-Emitter of a 4N25 at 60 Hz. Pin 5 with Pin 4 as Common.

These two terminal techniques can check the LED and the phototransistor, but they cannot verify the optical link between the two devices. This is why the optocoupler is uniquely suited to testing in the three terminal mode of the 2000.

Figure 10-20 shows the test circuit for an optocoupler using the pulse generator. The optocoupler shown has an NPN phototransistor as its output device, and is representative of a large percentage of the optocouplers used in modern electronic equipment. The user should note that pin 2 and pin 4 need to be connected with a jumper to establish a common point for the 2000.




Figure 10-20. Optocoupler Test Connections Using the Pulse Generator.

Using the test circuit in Figure 10-20, if the Level control is at zero and the Width control is at maximum, the same signature is produced that was shown in Figure 10-19. This is not unexpected since there is zero drive to the LED and therefore, zero base current in the phototransistor. As the level is increased from zero, the horizontal portion of the trace in the first quadrant will move upward just like an NPN transistor driven directly by the pulse generator (see Figure 10-21a). There are two main differences between the transistor driven directly and the optocoupler transistor. First, the signature of the optocoupler in the third quadrant is different from that of the transistor with direct drive (see Figure 10-14a). Second, the sensitivity of the first quadrant signature to the position of the Level control is much lower with the optocoupler than with the transistor. This is because of the optocoupler parameter known as "current transfer ratio" (CTR) which is the ratio of collector current in the phototransistor to the forward current in the LED. CTR for common optocouplers is approximately one, whereas the corresponding parameter for the transistor alone is the forward current gain (beta) which is usually in the range from 50 to 200. This accounts for the decreased Level control sensitivity when testing optocouplers.

USING THE PULSE GENERATOR




Figure 10-21a. Effect of the Level Control (Width = Max) Medium 1 Range at 60 Hz.




Figure 10-21b. Effect of the Width Control at a Constant Level Medium 1 Range at 60 Hz.

The optocoupler can be tested with an AC stimulus by turning the Width control to approximately 50% duty cycle. The resulting composite signature is equivalent to the signatures of Figure 10-19 (Medium 1 Range) and the 10-21a superimposed on each other. The first quadrant curves are at half intensity due to the switching action caused by the pulse generator, while the third quadrant is at full intensity because the pulse generator does not affect the signature there.

Using the second pulse generator output and the Alternate mode, two devices of the same type can be checked and compared to each other. The test connections for this method are shown in Figure 10-22. For general discussion of testing components by comparison in the two terminal mode, see Section 13.




Figure 10-22. Pulse Generator Comparison Mode.

10-7. Darlington Transistor Optocoupler




Figure 10-23. Pin Configuration of a 4N31 Darlington Transistor Optocoupler.

The Darlington transistor optocoupler consists of a gallium arsenide infrared light emitting diode coupled with a silicon photodarlington transistor in a dual-in-line package. Figure 10-23 shows the pin configuration of a 4N31 Darlington transistor optocoupler. The Darlington adds the effects of an additional stage of transistor gain to the transistor optocoupler. The two terminal test mode of a 4N31 is similar to that of 4N25 discussed in the last section, and its signatures are shown in Figures 10-24 through 10-26.




Figure 10-24. Signatures of the LED of a 4N31 at 60 Hz. Pin 1 with Pin 2 as Common.




Figure 10-25. Signatures of the Base-Emitter of a 4N31 at 60 Hz. Pin 6 with Pin 4 as Common.




Figure 10-26. Signatures of the Collector-Emitter of a 4N31 at 60 Hz. Pin 5 with Pin 4 as Common.

The loops that appear in the medium 2 and high range signatures in Figure 10-26 are caused by a 60 Hz signal picked up by the base of the Darlington transistor.

The test circuit for a 4N31 using the pulse generator is shown in Figure 10-27, and various signatures are shown in Figure 10-28.




Figure 10-27. Test Circuit for a 4N31 Using the Pulse Generator.

USING THE PULSE GENERATOR





Figure 10-28. Signature Variations of a 4N31 as a Function of Pulse Level (Maximum Pulse Width) at 60 Hz.

10-8. SCR Optocoupler



The GE H11C3 (see Figure 10-29 for pin configuration) consists of a gallium arsenide infrared light emitting diode coupled with a light activated Silicon Controlled Rectifier in a dual-in-line package.

Figure 10-29. Pin Configuration of an H11C3 SCR Optocoupler.




Figure 10-30. Signatures of the LED of an H11C3 at 60 Hz. Pin 1 with Pin 2 as Common.




Figure 10-31. Signatures Between the Anode and Cathode of an H11C3 at 60 Hz. Pin 5 with Pin 4 as Common.




Figure 10-32. Signatures Between the Cathode and Gate of an H11C3 at 60 Hz. Pin 5 with Pin 6 as Common.

The test circuit for a H11C3 using the pulse generator is shown in Figure 10-33.




Figure 10-33. Test Circuit for an H11C3 Using the Pulse Generator.

The dynamic test signatures for an H11C3 are shown in Figure 10-34 for various settings of pulse level at maximum pulse width. Different settings of pulse level and pulse width will give different signatures.

USING THE PULSE GENERATOR




Figure 10-34. Signature Variations of an H11C3 as a Function of Pulse Level for the Maximum Pulse Width at 60 Hz.

10-9. Triac Optocoupler




Figure 10-35. Pin Configuration of a MOC3010 Triac Optocoupler.

The Motorola MOC3010 (see Figure 10-35 for pin configuration) consists of a gallium arsenide infrared light emitting diode coupled with a light activated triac in a dual-in-line package.

The two terminal test mode signatures of a MOC3010 are shown in Figure 10-36 and Figure 10-37.




Figure 10-36. Signatures of the LED part of a MOC3010 at 60 Hz. Pin 1 with Pin 2 as Common.

USING THE PULSE GENERATOR




Figure 10-37. Signatures of the Triac (MOC3010) at 60 Hz. Pin 6 with Pin 5 as Common.

The test circuit for a MOC3010 using the pulse generator is shown in Figure 10-38.




Figure 10-38. Test Circuit for a MOC3010 Triac Using the Pulse Generator.

The dynamic test signatures for an MOC3010 are shown in Figure 10-39 for various settings of the pulse level at maximum pulse width. Different settings of pulse level and pulse width will give different signatures.




Figure 10-39. Signature Variations of an MOC3010 as a Function of the Pulse Level (Maximum Pulse Width) at 60 Hz.

10-10. Photocell Optocoupler




Figure 10-40. Pin Configuration of a CLM51 Photocell Optocoupler.

The Clairex CLM51 photocell optocoupler consists of a gallium arsenide infrared light emitting diode coupled to a symmetrical bilateral photoconductive cell. The cell is electrically isolated from the input. Figure 10-40 shows the pin configuration of a CLM51. The off resistance of the cell is in excess of $1M\Omega$, thus it appears as an open circuit to the 2000.

The two terminal mode signatures of CLM51 are shown in Figure 10-41 and Figure 10-42.




Figure 10-41. Signatures of the LED of a CLM51 at 60 Hz. Pin 1 with Pin 2 as Common.




Figure 10-42. Signatures of the Cell of a CLM51 at 60 Hz. Pin 6 with Pin 5 as Common.

The test circuit of a CLM51 using the pulse generator is shown in Figure 10-43, and its signatures are shown in Figure 10-44.







Figure 10-43. Test Circuit for a CLM51 Using the Pulse Generator.


USING THE PULSE GENERATOR




Low



Medium 1



Medium 2



High

Figure 10-44. Signature Variations of a CLM51 as a Function of the Pulse Level (Maximum Pulse Width) at 60 Hz.

SECTION 11

TESTING MULTIPLE COMPONENT CIRCUITS

11-1. 2000 DIAGNOSTIC PRINCIPLES

The preceding sections discussed in detail the signatures for resistors, capacitors, inductors, diodes, and transistors. This section examines circuits formed by multiple components, such as diodes in series or in parallel with a resistor. It is very important for users to understand composite circuit signatures prior to printed circuit board level troubleshooting. Based on the information contained in the previous sections, the following diagnostics are presented in Table 11-1.

Table 11-1
Diagnostic Table

COMPONENTS	RANGE	SIGNATURES DESCRIPTION
Open circuit	All	Horizontal line
Short circuit	All	Vertical line
Resistor	All	Straight diagonal line
Diode	All	"L" shape
Capacitor	All	Ellipse or circle
Inductor	All	Ellipse or circle

11-2. DIODE/RESISTOR CIRCUITS

When testing diode/resistor circuits, the best signatures on the 2000 depend on whether the diode is in series or in parallel with a resistor, the value of the resistor, and the selected range.

11-3. Diode in Parallel with a Resistor

Figure 11-1 shows the effect of various resistance values on a diode (1N4001) signature with the low range selected on the 2000. When the value of the resistor is over $1K\Omega$, it contributes little to the signature, and the 2000 displays mainly the diode effect. On the other hand, resistance of less than 5Ω dominates the signature.

TESTING MULTIPLE COMPONENT CIRCUITS




Figure 11-1. Parallel Diode/Resistor Signatures-Low Range.

Figure 11-2 shows the signatures for various resistors in parallel with a diode in the medium 1 range of the 2000. Resistors with values greater than $50K\Omega$ have insignificant influence on the diode signature. For resistors of less than 500Ω , the signature is dominated by the resistor, while the diode contributes little. The medium 2 and high range of the 2000 provide signatures similar to that of the medium 1 range, except that they cover higher resistance values.




Figure 11-2. Parallel Diode/Resistor Signatures-Medium 1 Range.

11-4. Diode in Series with a Resistor

When the diode is forward biased, it is in a low impedance state and the 2000 displays only the resistor. However, if the diode is reverse biased, the series circuit appears as an open circuit to the 2000. Figure 11-3 shows the equivalent circuits for the diode resistor series combination when forward and reversed biased.

Figures 11-4, 11-5, 11-6 and 11-7 show the 2000 signatures for various values of resistors in series with a diode while operating the 2000 in low, medium 1, medium 2, and high range.




Figure 11-3. Diode/Resistor Equivalent Circuits.




Figure 11-4. Low Range Signatures for Various Resistors and Series Diode at 60 Hz.




Figure 11-5. Medium 1 Range Signatures for Various Resistors and Series Diode at 60 Hz.




Figure 11-6. Medium 2 Range Signatures for Various Resistors and Series Diode at 60 Hz.





Figure 11-7. High Range Signatures for Various Resistors and Series Diode at 60 Hz.


11-5. DIODE AND CAPACITOR PARALLEL COMBINATION

Figure 11-8 shows signatures for a $.1\mu\text{F}$ capacitor in parallel with a 1N4001 diode tested at 60 Hz and 2000 Hz. At 60 Hz, the low range is not able to detect the $.1\mu\text{F}$ capacitor. The 2000 Hz test frequency is able to detect the $.1\mu\text{F}$ capacitor in the low range. However, the diode effect is not detected at 2000 Hz in the medium 2 and high ranges.


Figures 11-9 and 11-10 show the signatures of $1\mu\text{F}$ and $100\mu\text{F}$ capacitors respectively in parallel with a 1N4001 diode tested at 60 Hz and 2000 Hz. For capacitors with a value larger than $100\mu\text{F}$, the diode effect will no longer be detected in the medium 1, medium 2 and high ranges for all test frequencies.




Low, .1 μ F, 60 Hz




Low, .1 μ F, 2000 Hz




Medium 1, .1 μ F, 60 Hz




Medium 1, .1 μ F, 2000 Hz




Medium 2, .1 μ F, 60 Hz



Medium 2, .1 μ F, 2000 Hz




High, .1 μ F, 60 Hz




High, .1 μ F, 2000 Hz

Figure 11-8. Signatures of .1 μ F Capacitor In Parallel with 1N4001 Diode Tested at 60 Hz and 2000 Hz.


TESTING MULTIPLE COMPONENT CIRCUITS




Low, 1 μ F, 60 Hz




Low, 1 μ F, 2000 Hz




Medium 1, 1 μ F, 60 Hz




Medium 1, 1 μ F, 2000 Hz




Medium 2, 1 μ F, 60 Hz



Medium 2, 1 μ F, 2000 Hz




High, 1 μ F, 60 Hz




High, 1 μ F, 2000 Hz


Figure 11-9. Signatures of 1 μ F Capacitor in Parallel with 1N4001 Diode Tested at 60 Hz and 2000 Hz.




Low, 100µ F, 60 Hz




Low, 100µ F, 2000 Hz




Medium 1, 100µ F, 60 Hz




Medium 1, 100µ F, 2000 Hz




Medium 2, 100µ F, 60 Hz



Medium 2, 100µ F, 2000 Hz



High, 100µ F, 60 Hz



High, 100µ F, 2000 Hz

Figure 11-10. Signatures of 100µF Capacitor in parallel with 1N4001 Diode Tested at 60 Hz and 2000 Hz.

11-6. RESISTOR AND CAPACITOR PARALLEL COMBINATION

As previously discussed, a capacitor produces an ellipse and a resistor produces a rotated straight line. Consequently, a resistor reduces the size of an ellipse and causes its major axis to rotate. The magnitude of the angle is determined by the value of the resistor and the range selected on the 2000.

Figure 11-11 shows the effect of a $50K\Omega$ resistor on a $.1\mu F$ capacitor (rotation and shrinkage of the ellipse) in the High range.




Figure 11-11. Effect of a $50K\Omega$ Resistor on a $.1\mu F$ Capacitor in the High Range at 60 Hz.

Figure 11-12 shows the effect of a $1K\Omega$ resistor on a $1\mu F$ capacitor in the Medium 1 range.




Figure 11-12. Effect of a $1K\Omega$ Resistor on a $1\mu F$ Capacitor in the Medium 1 Range at 60 Hz.

11-7. INDUCTOR AND DIODE PARALLEL COMBINATION

This type of circuit is found in relays and line printers. The diode suppresses the high voltage "kick" produced when the inductor or coil is de-energized.

Figure 11-13 displays signatures of a 1N4001 diode in parallel with an Aromat relay HB1E-DC12.




Figure 11-13. Signatures of a 1N4001 Diode in Parallel with an Aromat Relay HB1E-DC12.

SECTION 12

TESTING INTEGRATED CIRCUITS

12-1. INTRODUCTION

12-2. Integrated Circuit Technology

An integrated circuit consists of a single crystal chip of silicon, typically 50 x 50 mils in cross-section, containing both active and passive elements, plus their interconnections. Such circuits are produced by the same processes used to fabricate individual transistors and diodes. These processes include epitaxial growth, masked impurity diffusion, oxide growth, and oxide etching, using photolithography for pattern definition.

The basic structure of an integrated circuit is shown in Figure 12-1, and consists of four distinct layers of material. The bottom layer (1) (6 mils thick) is P-type silicon and serves as a substrate upon which the integrated circuit is to be built. The second layer (2), typically 25 mils thick, is an N-type layer which is grown as a single crystal extension of the substrate. All components are built within the N-type layer using a series of diffusion steps. The third layer of material (3) is silicon dioxide, and it also provides protection of the semiconductor surface against contamination. Finally, a fourth metallic (aluminum) layer (4) is added to supply the necessary interconnections between components.




Figure 12-1. Typical Integrated Circuit Construction.

12-3. Integrated Circuit Testing Techniques

This manual has discussed the techniques of testing resistors, capacitors, inductors, diodes, and transistors. All these techniques can be applied to test integrated circuits. The signature produced across any two pins of an integrated circuit is the resultant effect of resistors, diodes, transistors, and capacitors. Apply the probes between two pins on an integrated circuit to display the resultant signature of these composite components.

This section provides information related to testing the following devices:

- Linear operational amplifiers
- Linear voltage regulators
- 555 timers
- TTL digital ICs
- Low power Schottky TTL digital ICs
- CMOS digital ICs
- MOS static RAMs
- EPROMs
- Bipolar PROMs
- Digital to Analog converters
- Microprocessors

To test an integrated circuit, the leads are connected to two pins at a time. Since the typical integrated circuit has many pins, the number of possible testing combinations becomes very large; for example, a 16 pin device has 120 possible two pin combinations. It becomes impractical to test all possibilities, and our experience has shown that it is adequate to test the input and output pins with respect to V+ or V- in order to determine whether a device is good or bad.

Since there are two ways to hook up the 2000 to any two pins of an intergrated curcuit, it is necessary to establish a polarity convention so that the user can reproduce all signatures properly on the CRT display. Throughout this section, the convention used is as follows:

- The first pin mentioned is connected to the channel A (or channel B) test terminal on the 2000.
- The second pin is the common pin which is connected to the COMMON test terminal on the 2000.

As an example, a figure that is titled "Signatures Between Pin 5 and Pin 8 of an XXXX at 60 Hz" means that the channel A probe should be connected to pin 5 of the IC and that the common probe should be connected to pin 8. Also, the phrase "...with respect to pin 8" means that pin 8 is the common pin.

12-4. LINEAR OPERATIONAL AMPLIFIERS

When checking an analog device or circuit, the low range is used most of the time. Analog circuits have many more single junctions to examine, and analog flaws are easier to detect in the low range. The 54Ω internal impedance of the low range makes it less likely that other components, in parallel with the device under test, will load the 2000 sufficiently to modify the signatures produced if the device were tested out of circuit.

When checking an op amp in-circuit, it is almost mandatory to do a direct comparison with a known-good circuit because the many different feedback loops associated with op amps may cause an almost infinite number of signatures. Figure 12-2 shows the schematic and connection diagram of a National Semiconductor 1458 Op Amp.

Figure 12-3 through 12-6 shows the signatures of various pins of the LM1458 with respect to pin 8 (V+), while Figures 12-7 through 12-9 show the signatures of the same pins with respect to pin 4 (V-). Figure 12-10 shows the signatures of a defective LM1458.




Figure 12-2. The LM1458 Op Amp, Schematic and Connections.

TESTING INTEGRATED CIRCUITS




Figure 12-3. Signatures Between Pin 4 (V-) and Pin 8 (V+) of an LM1458 at 60 Hz.




Figure 12-4. Signatures Between Pin 2 (Inverting Input) and Pin 8 (V+) of an LM1458 at 60 Hz.




Figure 12-5. Signatures Between Pin 3 (Non-Inverting Input) and Pin 8 (V+) of an LM1458 at 60 Hz.




Figure 12-6. Signatures Between Pin 1 (Output) and Pin 8 (V+) of an LM1458 at 60 Hz.




Figure 12-7. Signatures Between Pin 2 (Inverting Input) and Pin 4 (V-) of an LM1458 at 60 Hz.




Figure 12-8. Signatures Between Pin 3 (Non-Inverting Input) and Pin 4 (V-) of an LM1458 at 60 Hz.




Figure 12-9. Signatures Between Pin 1 (Output) and Pin 4 (V-) of an LM1458 at 60 Hz.




Figure 12-10. Signatures Between Pin 8 (V+) and Pin 4 (V-) of an LM1458 at 60 Hz.

12-5. LINEAR VOLTAGE REGULATORS

Voltage regulators, especially the 7800 and 7900 series, are used in many pieces of electronic equipment.

12-6. The 7805 Regulator

Figure 12-11 shows the schematic and pin layout of a 7805 + 5V regulator. Figures 12-12 through 12-14 show the test signatures for a 7805. Different manufacturers implement their products with different topologies and it is expected that the signatures will vary for the same devices from different manufacturers. Figure 12-14 shows the signatures of a defective 7805. There is a substantial difference in the signatures between a good device and a defective device in the low and medium 1 ranges.




Figure 12-11. Schematic and Pin Layout of the 7805.




Figure 12-12. Signatures Between the Input and Ground Pins - 7805 at 60 Hz.




Figure 12-13. Signatures Between the Output and Ground Pins - 7805 at 60 Hz.




Figure 12-14. Signatures Between the Input and Output Pins - 7805 at 60 Hz.




Figure 12-15. Signatures Between the Input and Output Pins of a Defective 7805 at 60 Hz.

12-7. The 7905 Regulator

Figure 12-16 shows the schematic and pin layout for a 7905 -5V regulator. Figures 12-17 through 12-19 show the test signatures for a 7905 voltage regulator on all ranges. Again, these signatures are for reference only and change slightly from manufacturer to manufacturer.

Figure 12-20 shows the signatures of a defective 7905 voltage regulator. Comparing Figure 12-19 and Figure 12-20 in medium 1 range, there is a significant difference in signatures.




Figure 12-16. Schematic and Pin Layout of the 7905.




Figure 12-17. Signatures Between the Input and Ground Pins - 7905 at 60 Hz.




Figure 12-18. Signatures Between the Output and Ground Pins - 7905 at 60 Hz.




Figure 12-19. Signatures Between the Input and Output Pins - 7905 at 60 Hz.




Figure 12-20. Signatures Between the Input and Output Pins of a Defective 7905 at 60 Hz.

12-8. 555 TIMERS

The 555 timer is a popular linear integrated circuit, and is used in precision timing, pulse generation, and pulse width modulation applications. The 2000 is used to examine signatures between various pins with respect to ground. Figure 12-21 shows the schematic and pin layout of the National Semiconductor LM555 timer.




Figure 12-21. Schematic and Pin Layout of an LM555 Timer.

Figures 12-22 through 12-25, and 12-27 through 12-30, show the signatures between different pins of the LM555 using all ranges. In Figure 12-22 the 2000 displays the collector-base junction of transistor Q7 (see schematic in Figure 12-21).

Figure 12-24 shows the signatures between pin 4 (reset) and pin 1 (gnd). In this case, the 2000 displays the protection diode (not shown on the schematic).

Figure 12-25 shows the signatures between pin 5 (control voltage) and pin 1. Pin 5 is connected to resistors R3, R4, R5, and the Darlington transistor formed by Q3 and Q4. Refer also to Figure 12-26.

TESTING INTEGRATED CIRCUITS




Figure 12-22. Signatures Between Pin 2 (Trigger) and Pin 1 of an LM555 Timer at 60 Hz.




Figure 12-23. Signatures Between Pin 3 (Output) and Pin 1 of an LM555 Timer at 60 Hz.




Figure 12-24. Signatures Between Pin 4 (Reset) and Pin 1 of an LM555 Timer at 60 Hz.




Figure 12-25. Signatures Between Pin 5 (Control Voltage) and Pin 1 of an LM555 Timer at 60 Hz.

Figure 12-27 shows the signatures between pin 6 and pin 1. Pin 6 is connected to a Darlington transistor (formed by Q1 and Q2) which is in series with resistor R1 (10KΩ resistor). The impedance is too high to show much change in the low range.

Figure 12-28 shows the signatures between pin 7 and pin 1. These pins are connected to the collector and emitter of Q14, however the dominant effect is caused by the protection diode that exists between these two pins.




Figure 12-26. Test Circuit of an LM555 Timer Pin 5 and Pin 1.




Figure 12-27. Signatures Between Pin 6 (Threshold) and Pin 1 of an LM555 Timer at 60 Hz. -




Figure 12-28. Signatures Between Pin 7 (Discharge) and Pin 1 of an LM555 Timer at 60 Hz.

Figure 12-29 shows the signatures between pin 8 (V_{cc}) and pin 1. Figure 12-30 shows the signatures between the same pins of an LM555 timer which was damaged by power supply polarity reversal.




Figure 12-29. Signatures Between Pin 8 (V_{cc}) and Pin 1 of an LM555 Timer at 60 Hz.




Figure 12-30. Signatures Between Pin 8 (V_{cc}) and Pin 1 of a Damaged LM555 Timer at 60 Hz.

12-9. TTL DIGITAL INTEGRATED CIRCUITS

12-10. General

The schematics of the basic gates of the various families are shown in Figures 12-31a, b, c, d, and e. All are similar, containing inputs, gate, phase splitter (Q2 with emitter and collector load resistors), pull-up mechanism (Q3/Q4) and pull-down transistor (Q5). In all TTL circuits, except LS TTL circuits, the AND function is formed by a multiple-emitter transistor in which the emitter-base junctions serve to isolate the input signal sources from each other.

The inputs of these gates contain input protection diodes. To test a digital IC, we need to examine:

- Inputs with respect to ground to see if the input diode and transistor are damaged.
- Output pin with respect to ground to see if the C-E junction of Q5 is damaged.
- Output pin with respect to V_{cc} to see if Q4 is damaged.
- V_{cc} with respect to ground. Generally, the 2000 can display flaws caused by overloading.




Figure 12-31. Various TTL Implementations.

12-11. TTL Devices With Totem Pole Output

Figures 12-32 through 12-34 show the signatures of input, output, and V_{cc} with respect to ground of the 7410 TTL device. As mentioned previously, the test signatures may vary from device to device, and from manufacturer to manufacturer, depending on the level of doping and logic implementation.

Figure 12-32 shows the signatures between an input pin and the ground pin. In the low range, the input protection diode signature is represented by XYZ instead of WYZ (as a regular diode would have been represented). The difference between a regular diode and a protection diode is that protection diodes have a 50Ω resistance in series with the diode junction.

Figure 12-33 shows the signatures between an output pin and the ground pin. In the low range, the test voltage is not high enough to cause non-destructive breakdown.

Figure 12-34 shows the signatures between the V_{cc} pin and the ground pin.




Figure 12-32. Signatures Between an Input Pin and the Ground Pin of a 7410 at 60 Hz.




Figure 12-33. Signatures Between an Output Pin and the Ground Pin of a 7410 at 60 Hz.




Figure 12-34. Signatures Between the V_{cc} Pin and the Ground Pin of a 7410 at 60 Hz.

12-12. LS TTL Devices

Implementation of LS digital ICs is different from others. The LS series is not implemented with multiple-emitter transistor topology. Figures 12-35 through 12-37 show the signatures between different pins of a 74LS32.




Figure 12-35. Signatures Between an Input Pin and the Ground Pin of a 74LS32 at 60 Hz.




Figure 12-36. Signatures Between an Input Pin and an Output Pin of a 74LS32 at 60 Hz.




Figure 12-37. Signatures Between the Vcc Pin and the Ground Pin of a 74LS32 at 60 Hz.

12-13. Tri-State LS TTL Devices

In the tri-state LS TTL family, there are many circuits that have an auxiliary control input that allows both the output pull-up and pull-down circuitry to be disabled. This condition is called the high impedance (high Z) state and allows the outputs of different circuits to be connected to a common line or data bus. Figure 12-38 shows a typical tri-state output device. The device to be tested has power off so the enable pin is considered just another input pin, and tri-state devices are tested in the same manner as other TTL devices except their signatures are different. It is extremely easy to test a tri-state device when compared with a known-good device. Figure 12-39 shows a pin layout of a 74LS125.




Figure 12-38. Typical Tri-State Output Control.




Figure 12-39. Pin Layout of a 74LS125.

Figure 12-40 shows the signatures between an input pin and ground pin, and Figure 12-41 shows the signatures between the enable pin and ground pin. These two figures exhibit similar signatures because both the input and enable pins have similar electrical paths to ground.




Figure 12-40. Signatures Between an Input Pin and the Ground Pin of a 74LS125 at 60 Hz.




Figure 12-41. Signatures Between the Enable Pin and the Ground Pin of a 74LS125 at 60 Hz.




Figure 12-42. Signatures Between the V_{cc} Pin and the Ground Pin of a 74LS125 at 60 Hz.

12-14. CMOS INTEGRATED CIRCUITS

CAUTION

WHEN TESTING CMOS COMPONENTS BE SURE TO FOLLOW ALL STATIC HANDLING PRECAUTIONS. THESE INCLUDE:

- Store and transport in conductive packaging.
- The person handling the device should be grounded with a $1M\Omega$ wrist strap.
- All surfaces should dissipate static and be connected to earth ground.
- All parts should be handled by their packages and not by the leads.

*THESE ARE SOME OF THE MAJOR PRECAUTIONS-
CHECK THE MANUFACTURER'S HANDLING TECHNIQUES
FOR COMPLETE PROCEDURES.*

12-15. Quad NAND Gate

NOTE: Tests were conducted in an independent laboratory to show that the Tracker test signals are safe to test CMOS, MOS, and low power Schottky devices. Refer to the Appendixes at the back of this manual.

NOTE: When testing CMOS devices, it is recommended that the V_{SS} and V_{DD} pins be shorted together to eliminate instability in the 2000 signatures.

The CMOS IC has become very popular because of its low power consumption and high noise immunity. Figure 12-43 shows the schematic and pin layout of a 4011B CMOS NAND gate. All CMOS input pins have protection diodes which have fairly high DC resistance. Figures 12-44 through 12-45 show the signatures between different pins of the 4011B. Figure 12-44 shows the signatures between an input pin and V_{SS} - V_{DD} of the 4011B. In the low range, the signatures do not look like that of a regular diode because of the high input resistance in series with the protection diodes.




Figure 12-43. Schematic and Pin Layout of a 4011B.




Figure 12-44. Signatures Between an Input Pin and V_{SS} - V_{DD} of a 4011B at 60 Hz.




Figure 12-45. Signature Between an Output Pin and V_{ss} - V_{dd} of a 4011B at 60 Hz.

12-16. Analog Switch

The 4016B quad bilateral switch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each 4016B consists of four independent switches capable of controlling either digital or analog signals. The quad bilateral switch is used in signal gating, chopper, modulator, demodulator, and CMOS logic implementation.

To test a 4016B analog switch we need to examine the input, output, and control pins with respect to V_{ss} - V_{dd} . Figures 12-47 through 12-49 show the signatures of a good 4016B analog switch. Figure 12-50 exhibits the signatures of a defective 4016B. Comparing Figure 12-47 to Figure 12-50, the signatures show a significant difference between a good device and a defective device.




Figure 12-46. Schematic and Pin Layout of a 4016B.




Figure 12-47. Signatures Between an Input Pin and V_{SS} - V_{DD} of a 4016B at 60 Hz.




Figure 12-48. Signatures Between an Output Pin and V_{SS} - V_{DD} of a 4016B at 60 Hz.




Figure 12-49. Signatures Between a Control Pin and V_{ss} - V_{dd} of a 4016B at 60 Hz.




Figure 12-50. Signatures Between an Input Pin and V_{ss} - V_{dd} of a Defective 4016B at 60 Hz.

12-17. MOS STATIC RAM

The 2114A is a 4096 bit static Random Access Memory (RAM) organized as 1024 words by 4 bits using HMOS, a high performance MOS technology. It uses fully DC stable (static) circuitry throughout, both in array and decoding.




Figure 12-51. Pin Layout of a 2114A Static RAM.

Figures 12-52 through 12-56 show the signatures of the Address, CS, WE, I/O, and V_{cc} pins with respect to the ground pin. Signatures of the Address, CS, and WE are similar because they have similar fabrication structure.




Figure 12-52. Signatures Between an Address Pin and the Ground Pin of a 2114A Static RAM at 60 Hz.




Figure 12-53. Signatures Between the CS Pin and the Ground Pin of a 2114A Static RAM at 60 Hz.




Figure 12-54. Signatures Between the WE Pin and the Ground Pin of a 2114A Static RAM at 60 Hz.




Figure 12-55. Signatures Between an I/O Pin and the Ground Pin of a 2114A Static RAM at 60 Hz.




Figure 12-56. Signatures Between the V_{cc} Pin and the Ground Pin of a 2114A Static RAM at 60 Hz.

12-18. EPROM

The 2708JL is an ultraviolet light erasable, electrically programmable read only memory (EPROM). The 2708JL has 8192 bits organized as 1024 words of 8 bit length. These devices are fabricated using N-channel silicon gate technology for high speed and simple interface with MOS and bipolar circuits. The data outputs for all three circuits are tri-state for connecting multiple devices on a common bus. The pin layout of a 2708JL is shown in Figure 12-57. The signatures of various pins with respect to V_{SS} are shown in Figures 12-58 through 12-64. Signatures may vary from manufacturer to manufacturer. In general, however, the signatures will be similar.




Figure 12-57. Pin Layout of a 2708JL.




Figure 12-58. Signatures Between an Address Pin and the V_{SS} Pin of a 2708JL at 60 Hz.




Figure 12-59. Signatures Between an Output Pin and the V_{SS} Pin of a 2708JL at 60 Hz.




Figure 12-60. Signatures Between the Program Pin and the Vss Pin of a 2708JL at 60 Hz.




Figure 12-61. Signatures Between the V_{dd} Pin and the V_{ss} Pin of a 2707JL at 60 Hz.




Figure 12-62. Signatures Between the CS Pin and the V_{SS} Pin of a 2708JL at 60 Hz.




Figure 12-63. Signatures Between the V_{bb} Pin and the V_{SS} Pin of a 2708JL at 60 Hz.




Figure 12-64. Signatures Between the V_{CC} Pin and the V_{SS} Pin of a 2708JL at 60 Hz.

12-19. BIPOLAR PROM

The Monolithic Memories 6301-1J is a 256 x 4 PROM with tri-state outputs. It is implemented with standard Schottky technology. The pin layout of a 6301-1J is shown in Figure 12-65. The signatures of various pins with respect to ground are shown in Figures 12-66 through 12-69.




Figure 12-65. Pin Layout of a 6301-1J.




Figure 12-66. Signatures Between an Address Pin and the Ground Pin of a 6301-1J at 60 Hz.




Figure 12-67. Signatures Between an Output Pin and the Ground Pin of a 6301-1J at 60 Hz.

TESTING INTEGRATED CIRCUITS




Figure 12-68. Signatures Between the E2 Pin and the Ground Pin of a 6301-1J at 60 Hz.




Figure 12-69. Signatures Between the Vcc Pin and the Ground Pin of a 6301-1J at 60 Hz.

12-20. DIGITAL TO ANALOG CONVERTER

The National DAC0800L is a monolithic, 8 bit, high speed, current output, digital to analog converter (DAC) implemented with bipolar technology. Figure 12-70 shows the pin layout and equivalent circuit of a DAC0800L. The signatures of various pins with respect to V^- are shown in Figures 12-71 through 12-77.






Figure 12-70. Pin Layout and the Equivalent Circuit of a DAC0800L.



Low


Medium 1



Medium 2


High

Figure 12-71. Signatures Between the V_{Lc} Pin and the V Pin of a DAC0800L at 60 Hz.



Low

Medium 1



Medium 2

High

Figure 12-72. Signatures Between the I_{out} Pin and the V Pin of a DAC0800L at 60 Hz.




Figure 12-73. Signatures Between a Digital Input Pin and the V Pin of a DAC0800L at 60 Hz.




Figure 12-74. Signatures Between the $V_{ref}(+)$ Pin and the V Pin of a DAC0800L at 60 Hz.

TESTING INTEGRATED CIRCUITS




Figure 12-75. Signatures Between the $V_{ref(-)}$ Pin and the V Pin of a DAC0800L at 60 Hz.




Figure 12-76. Signatures Between the Compensation Pin and the V Pin of a DAC0800L at 60 Hz.




Figure 12-77. Signatures Between the V^+ and V^- Pins of a DAC0800L at 60 Hz.

12-21. MICROPROCESSORS

The 8080A is an 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using an N-channel silicon gate MOS process. Figure 12-78 shows the pin layout of an 8080A microprocessor.




Figure 12-78. Pin Layout of an 8080A.

The signatures of various pins with respect to the -5V pin are shown in Figures 12-79 through 12-84.




Figure 12-79. Signatures Between an Address Pin and the -5V Pin of an 8080A at 60 Hz.




Figure 12-80. Signatures Between a Data Pin and the -5V Pin of an 8080A at 60 Hz.




Figure 12-81. Signatures Between the Reset Pin and the -5V Pin of an 8080A at 60 Hz.




Figure 12-82. Signatures Between the +5V Pin and the -5V Pin of an 8080A at 60 Hz.




Figure 12-83. Signatures Between the +12V Pin and the -5V Pin of an 8080A at 60 Hz.




Figure 12-84. Signatures Between the INTE Pin and the -5V Pin of an 8080A at 60 Hz.

SECTION 13

TESTING COMPONENTS BY COMPARISON

13-1. INTRODUCTION

The previous sections of this manual have described the techniques of using the 2000 to examine good components. This section describes the examination of defective components using the 2000 in alternate (comparison) mode.

As described in Section 2, when the Alternate button is selected, the 2000 operates in the alternate mode and will switch from displaying channel A to displaying channel B at a frequency set by the Rate control. In this mode, the common on a known good circuit or device is connected to the same common on the circuit or device under test. A dissimilarity in the signatures then shows an impedance difference between the known good device and the device under test. Refer to Figure 13-1 for 2000 connections in the alternate mode.

13-2. SETUP PROCEDURES

Set up the 2000, the known good device, and the device under test as follows:

1. Connect the channel A test lead to a known good device.
2. Connect the channel B test lead to the same node of the device under test.
3. Connect the 2000 common to the same nodes of the known good device and the device under test.
4. Select the alternate button. The 2000 circuit will alternately display the signature of the known good device and the device under test. By examining the signature differences, a defective component can be detected.




Figure 13-1. Alternate Mode Setup.

13-3. POWER TRANSISTOR MJE240

13-4. MJE240 B-E Junction

Figure 13-2 shows the signatures of a known good MJE240 using the emitter as the common. This device has a sharp zener voltage (V_z) across the B-E junction.

Figure 13-3 shows the signatures of a defective MJE240. This device has no zener voltages across the B-E junction in the medium 2 and high ranges.




Figure 13-2. Signatures Between Base-Emitter of a Good MJE240 Transistor.




Figure 13-3. Signatures Between Base-Emitter of a Defective MJE240 Transistor.

13-5. MJE240 C-E Connection

Figure 13-4 shows the signatures of a known good MJE240 using the emitter as common. The MJE240 has a 80 Volt C-E breakdown voltage so the right side of the signature (positive half-cycle of the test signal) appears as an open circuit in all ranges. The current leg on the left side of the signature is due to a series connection of C-B junction (forward biased) and the B-E junction (zener breakdown). Since this is an NPN transistor, only the left side (positive C-E voltages) is normally used in most circuits, and the reverse breakdown does not affect anything.

Figure 13-5 shows the signatures of a defective MJE240.




Figure 13-4. Signatures Between Collector-Emitter of a Good MJE240 Transistor.




Figure 13-5. Signatures Between Collector-Emitter of a Defective MJE240 Transistor.

13-6. HIGH VOLTAGE DIODE HV15F

In this example, there is no signature difference when comparing a known good diode and defective diode in the low range. In the medium 2 and high ranges, the difference is obvious (see Figures 13-6 and 13-7).




Figure 13-6. Signatures of a Good HV15F Diode.




Figure 13-7. Signatures of a Defective HV15F Diode.

13-7. 100 μ F 25V ELECTROLYTIC CAPACITOR

For a good 100 μ F capacitor, a smooth ellipse is produced in the low range, while a defective capacitor displays an irregular shape. Figures 13-8 and 13-9 provide a comparison of good to defective capacitors.




Figure 13-8. Signatures of a Known Good Capacitor.




Figure 13-9. Signatures of a Defective Capacitor.

SECTION 14

SOLVING BUS PROBLEMS

14-1. INTRODUCTION

There are many different bus structures and it is not practical to analyze each one of them. The following paragraphs contain general troubleshooting information for several types of bus-related problems.

14-2. STUCK WIRED-OR BUS

Occasionally an integrated circuit will develop an internal short on a lead that is connected to a common bus. This causes a portion of the bus to remain fixed at some voltage level. If you check the stuck bus line to ground or the positive voltage supply with the 2000 in the low range, the signature will usually be a diagonal line indicating a short of 4 to 10 Ω (although some IC shorts are as high as 50 Ω). A zero Ω short (vertical line) would indicate a mechanical short (non-IC).

The shorted device is almost certain to have other pins that show serious flaws when connected to the 2000. To locate the defective device, switch the 2000 to the medium 2 range and check all the non-bussed pins of all devices connected to the bus. Be sure the common lead is connected to ground or the positive voltage supply. The defective device will show up as having flaws on more than one pin; usually on several pins.

14-3. UNSTUCK WIRED-OR BUS

In this type of bus problem, the signature presented on the 2000 does not indicate a short, but may show serious leakage current or some other flaw in the medium 2 range. This type of problem is solved in a similar manner to the previously described stuck bus. Connect the common lead to ground or the positive voltage supply and examine all the pins of all integrated circuits connected to the defective bus. Usually, the defective device will have more than one pin showing an internal defect. If there are not any chips with multiple pin failures, try heating or cooling each IC individually (using a soldering iron or circuit cooler, respectively) while watching the signature of the bus line that shows leakage. Since leakage is highly temperature dependent, the defective IC should cause the signature to change, whereas the good ICs should cause no substantial change. If the defect cannot be traced to a single device by this method, it is necessary to unsolder pins connected to the bus in order to pinpoint the defective device.

14-4. MEMORIES

Memory boards can be very difficult to troubleshoot if the system does not have built-in diagnostics to identify the section of memory where information cannot be stored or retrieved. The problem may be easily displayed on the 2000 on a bus line, but since memory devices have most of their pins connected in parallel, it is difficult to isolate the bus problem down to one device.

If the memory devices are in sockets, it is a simple matter to locate the problem using the 2000. Merely locate the bus line that provides a defective signature, then remove the memory devices one at a time until the signature indicates a normal bus line.

If the memory devices are soldered in, fault isolation becomes more difficult. It should be noted that most memory failures are not due to failure of memory devices themselves, but more often to failures in the devices that access and control the memory section of the equipment. With this in mind, examine the memory control section of the equipment before spending much time on the actual memory devices.

If the failure is definitely in a memory device that is soldered to the PCB, find a pin that is not connected in common with the other memory devices like a chip select line (CS or CE on many memories). There must be at least one such pin per memory IC and the use of a schematic diagram is a definite help in making repairs of this type. Then check this non-bussed pin using the 2000 in the alternate mode, with the common lead of the 2000 tied to the defective bus line. Connect the channel A test lead to one non-bussed pin of one memory IC, and the channel B test lead to the same non-bussed pin of an adjacent memory IC. Compare the two signatures that result, looking for substantial changes in the shape of the signature between the two devices indicating that one of the two is probably the defective device. These changes in shape may or may not be accompanied by a DC shift (the signature shifts to the left or right as the 2000 alternates between channels). If there is only a DC shift and no change in the basic shape of the signature, that is probably due to manufacturing differences between the devices and should be ignored for the purpose of this comparison. If there are no substantial changes in the signatures of the first two devices, they are presumed to be functional and one should proceed to the next pair in the array of memory devices until the defective device is isolated. For example, if the PCB to be tested has sixteen memory ICs arranged in a two by eight array, start with the two ICs on one end and step through the array two by two for a total of eight times. If only one device is defective, one of those eight comparisons will show differences between the two devices. At that point, one should have a good idea of the "normal" signature that most of the devices have exhibited. The defective device is probably the one in the identified pair that is unlike this normal signature. This technique may not always work: sometimes a defective bus line may cause all the devices to show bad signatures and the defective IC cannot be isolated. If this occurs and there are multiple bus line failures, try using a different defective bus line as common and test all the devices again.

If none of the above troubleshooting methods provides a solution to the bus problem, unsolder one pin at a time from the defective bus line until its signature returns to normal.

SECTION 15

TROUBLESHOOTING TIPS

15-1. TIPS ON USING YOUR 2000

This section describes several tips that may be useful when using the 2000 to test various types of devices and circuits. This information is provided as a supplement to all testing information provided thus far in this manual. It is recommended reading whether or not it appears to apply to an immediate troubleshooting situation or not. There is no logical order to the presentation of the troubleshooting tips presented below.

Nearly all testing is performed with the medium 2, medium 1 or low range selected on the 2000. The high range should only be used if testing at a high impedance point, or if higher test voltage is required, such as when it is desired to examine the zener region of a 40 Volt device. Sometimes component defects are more obvious in one range than another, so if a suspect device appears normal for one range, try the other ranges.

When testing a single bipolar junction, such as a diode, a base-emitter junction, or a base-collector junction, the low range usually offers the best signature. However, if the device is being checked for reverse bias leakage, then a higher range should be used.

Attempt to relate the failure mode of the circuit under test to the type of defect indicated by the 2000. For example, a catastrophic printed circuit board failure can be expected to be caused by a failed device with a dramatic signature difference from that of a normal device of the same type. A marginally operating or intermittent board may have a failed component that indicates only a small pattern difference from normal.

Devices made by different manufacturers, especially digital integrated circuits, are likely to produce slightly different signatures. This is normal and does not necessarily indicate a failed device.

When performing in-circuit testing, always do a direct comparison to a known-good circuit of similar design, until a good skill level is acquired using the 2000.

If a failure symptom cannot be related to a specific area of the printed circuit board, begin by examining the signatures produced at the connector pins. This method of troubleshooting shows all the inputs and outputs and will often lead directly to the failed area of the board.

It should be kept in mind that leakage current doubles with every 10° Celsius rise in temperature. Leakage current shows up on the 2000 as a rounded transition (where the signature shows the change from zero current flow to current flow) or by causing curvature at other points in the signature. Leakage current causes curvature due to its nonlinearity.

Never begin the testing of an integrated circuit using the low range. If the low range is initially used, confusion can result from the inability of this range to display the various junctions. Always begin testing using the medium 1 range and, if the signature is a vertical line, switch to the low range to check for a short or low impedance (less than 500 Ω). Switch to the low range if the device is suspect and appears normal in the medium 1 range. (This will reveal a defective input protection diode not evident using the medium 1 range.)

TROUBLESHOOTING TIPS

It should be noted that the 2000 test leads are non-insulated only at the tips. Be sure that good contact is made to the device(s) under test.

Bipolar integrated circuits containing internal shorts produce a resistive signature (a straight line) beginning in the one o'clock to two o'clock position and ending in the seven o'clock to eight o'clock position on the 2000 display when using the low range. This type of signature is always characteristic of a shorted integrated circuit, and results from a resistive value of 4 to 10 Ω . A shorted diode, capacitor, transistor junction, etc. always produces a vertical (twelve o'clock) straight line on the 2000 display when using the low range.

When testing analog devices or circuits, the low range is used in most instances. Analog circuits contain many more single junctions, and any defects in these junctions show more easily when using the low range. Also, the 54 Ω internal impedance offered by the 2000 in the low range makes it less likely that other components in parallel with the device under test will load the 2000 sufficiently to alter the signature.

When testing an op amp in-circuit, it is highly recommended that it be compared directly with a known good circuit. This is because the many different feedback paths associated with op amps can cause an almost infinite number of signatures.

Often when checking a zener diode in-circuit, it will not be possible to examine the zener region due to circuit leakage from parallel components. If it is necessary to observe the zener region under this condition, one side of the diode must be unsoldered to eliminate the loading effects of the circuit.

APPENDICES

NOTICE

The following appendices are the results of tests performed on the Tracker HTR 1005B. The low, medium 2, and high ranges of the 2000 have the same power ratings as the low, medium, and high ranges respectively of the Tracker HTR 1005B. The medium 1 range of the 2000 has a power rating between the low range and the medium range of the Tracker HTR 1005B.

APPENDIX A

HUNTRON TRACKER CMOS TEST

MTL Microtesting Limited
Alton, Hampshire, England

REQUIREMENT

It was required to ascertain whether normal usage of various types of Huntron Tracker instruments on any, or all, of their ranges could cause damage or catastrophic failure of normal CMOS devices.

Equipment used

Five Huntron Trackers were used to conduct five tests simultaneously. All had been checked as conforming to manufacturers' standards prior to the test. Types were as follows:

Qty 1 Huntron Tracker Type HTR 1005BE
Qty 3 Huntron Tracker Type HTR 1005B-1
Qty 1 Huntron Tracker Type HTR 1005B-1S

The Compar-a-trace model was used in the Tracker mode (mode switch in "up" position) except during the actual Compar-a-trace test.

60 CMOS devices were obtained from three manufacturers as shown below. All were brand new devices and were delivered in protective packing. Half of the devices were retained as reference devices and were kept in protective conductive foam except when removed for data-logging at the beginning and end of the test. Each device was numbered and retained the same number throughout the test.

Device No.	Manufacturer	Type No.	Type	Used for
1	Motorola	MC14071BC	Quadruple 2-input OR Gate	Test
2	Motorola	MC14071BC	Quadruple 2-input OR Gate	Test
3	Motorola	MC14071BC	Quadruple 2-input OR Gate	Test
4	Motorola	MC14071BC	Quadruple 2-input OR Gate	Test
5	Motorola	MC14071BC	Quadruple 2-input OR Gate	Test
6	Motorola	MC14071BC	Quadruple 2-input OR Gate	Reference
7	Motorola	MC14071BC	Quadruple 2-input OR Gate	Reference
8	Motorola	MC14071BC	Quadruple 2-input OR Gate	Reference
9	Motorola	MC14071BC	Quadruple 2-input OR Gate	Reference
10	Motorola	MC14071BC	Quadruple 2-input OR Gate	Reference
11	Motorola	MC14081BC	Quadruple 2-input AND Gate	Test
12	Motorola	MC14081BC	Quadruple 2-input AND Gate	Test
13	Motorola	MC14081BC	Quadruple 2-input AND Gate	Test
14	Motorola	MC14081BC	Quadruple 2-input AND Gate	Test
15	Motorola	MC14081BC	Quadruple 2-input AND Gate	Test

Device No.	Manufacturer	Type No.	Type	Used for
16	Motorola	MC14081BC	Quadruple 2-input AND Gate	Reference
17	Motorola	MC14081BC	Quadruple 2-input AND Gate	Reference
18	Motorola	MC14081BC	Quadruple 2-input AND Gate	Reference
19	Motorola	MC14081BC	Quadruple 2-input AND Gate	Reference
20	Motorola	MC14081BC	Quadruple 2-input AND Gate	Reference
21	N.S.C.	MC14071BCN	Quadruple 2-input OR Gate	Test
22	N.S.C.	MC14071BCN	Quadruple 2-input OR Gate	Test
23	N.S.C.	MC14071BCN	Quadruple 2-input OR Gate	Test
24	N.S.C.	MC14071BCN	Quadruple 2-input OR Gate	Test
25	N.S.C.	MC14071BCN	Quadruple 2-input OR Gate	Test
26	N.S.C.	MC14071BCN	Quadruple 2-input OR Gate	Reference
27	N.S.C.	MC14071BCN	Quadruple 2-input OR Gate	Reference
28	N.S.C.	MC14071BCN	Quadruple 2-input OR Gate	Reference
29	N.S.C.	MC14071BCN	Quadruple 2-input OR Gate	Reference
30	N.S.C.	MC14071BCN	Quadruple 2-input OR Gate	Reference
31	N.S.C.	MC14081BCN	Quadruple 2-input AND Gate	Test
32	N.S.C.	MC14081BCN	Quadruple 2-input AND Gate	Test
33	N.S.C.	MC14081BCN	Quadruple 2-input AND Gate	Test
34	N.S.C.	MC14081BCN	Quadruple 2-input AND Gate	Test
35	N.S.C.	MC14081BCN	Quadruple 2-input AND Gate	Test
36	N.S.C.	MC14081BCN	Quadruple 2-input AND Gate	Reference
37	N.S.C.	MC14081BCN	Quadruple 2-input AND Gate	Reference
38	N.S.C.	MC14081BCN	Quadruple 2-input AND Gate	Reference
39	N.S.C.	MC14081BCN	Quadruple 2-input AND Gate	Reference
40	N.S.C.	MC14081BCN	Quadruple 2-input AND Gate	Reference
41	R.C.A.	MC14071BE	Quadruple 2-input OR Gate	Test
42	R.C.A.	MC14071BE	Quadruple 2-input OR Gate	Test
43	R.C.A.	MC14071BE	Quadruple 2-input OR Gate	Test
44	R.C.A.	MC14071BE	Quadruple 2-input OR Gate	Test
45	R.C.A.	MC14071BE	Quadruple 2-input OR Gate	Test
46	R.C.A.	MC14071BE	Quadruple 2-input OR Gate	Reference
47	R.C.A.	MC14071BE	Quadruple 2-input OR Gate	Reference
48	R.C.A.	MC14071BE	Quadruple 2-input OR Gate	Reference
49	R.C.A.	MC14071BE	Quadruple 2-input OR Gate	Reference
50	R.C.A.	MC14071BE	Quadruple 2-input OR Gate	Reference
51	R.C.A.	MC14081BE	Quadruple 2-input AND Gate	Test
52	R.C.A.	MC14081BE	Quadruple 2-input AND Gate	Test
53	R.C.A.	MC14081BE	Quadruple 2-input AND Gate	Test
54	R.C.A.	MC14081BE	Quadruple 2-input AND Gate	Test
55	R.C.A.	MC14081BE	Quadruple 2-input AND Gate	Test

Device No.	Manufacturer	Type No.	Type	Used for
56	R.C.A.	MC14081BE	Quadruple 2-input AND Gate	Test
57	R.C.A.	MC14081BE	Quadruple 2-input AND Gate	Test
58	R.C.A.	MC14081BE	Quadruple 2-input AND Gate	Test
59	R.C.A.	MC14081BE	Quadruple 2-input AND Gate	Test
60	R.C.A.	MC14081BE	Quadruple 2-input AND Gate	Test

A test jig was constructed using Vero-Board and high quality gold flashed 14-pin DIL sockets. Each socket was isolated from all others by track cutting in order to avoid any effects of circulating earth currents due to variations in the output levels of the various Huntron Test units. As each device contained four identical gates only one gate per device (pins 1, 2, and 3) was checked on each device, although data logging checked all gates.

PROTECTION

All devices were kept in conductive foam except when actually being tested. Devices were only handled when a wrist earth strap (connected to the Test House Silent Earth) was being worn. The bench on which the tests were carried out was surfaced with a conductive mat also connected to the Silent Earth.

TEST SYSTEM

The five Huntron Trackers were connected to the five test sockets with the Huntron black socket connected to pin 7 which was made a common earthpoint for all untested gates, and an earthpoint for the unconnected inputs in the tested gate. The Huntron's were left connected for a period of one hour, and then switched off and the devices changed. The first check was carried out on the Huntron low range with connections to pin 1 and pin 7 with pin 2 earthed. Pin 3 was left open circuit. After all test devices had been checked on pin 1, the Huntrons were then connected to pin 2 and pin 7 with pin 1 earthed and pin 3 open circuit. The final check per device was with the Huntrons connected to pin 3 with pins 1 and 2 earthed.

All devices (both reference and test) were data-logged on Imperial Technology IT200 equipment prior to the start of the tests. The test devices were then data-logged again after pin 1 tests were completed and again after the pin 2 tests. The final data-logging was completed when all tests on pins 1, 2, and 3 were complete with the Huntrons switched to the low range

All test devices were then tested in a similar way using the Huntrons on medium range, except that the test devices were not data-logged after pins 1 and 2 were completed. Data-logging did take place when tests on pin 3 were complete. Devices were then tested using the high range with data-logging again taking place on completion of tests on pin 3. In order to check the effect (if any) on the Huntron Compar-a-trace action on the CMOS devices a sample device of each manufacturer was subject to ten minutes Compar-a-trace action on the low range (2.53V) output at approx .9Hz cycle rate (Nos. 2, 22, 42; and 12, 32, 52). The six devices (3 x 4071 and 3 x 4081) were then data-logged.

In order to ascertain whether leads connecting the Huntrons to the devices under test could act as antennae in the region of weak fields of electro-magnetic radiation, thus causing damage to the devices, the five Huntrons were left connected to five test devices (2 x Motorola-No 1, a 4071 and No 11, a 4081; 2 x NSC-No 21, a 4071, and No 31, a 4081; and 1 x RCA-No 41, a 4071).

The devices under test were then subjected to radiation from a battery driven, all solid-state frequency modulation type transmitter operating on 145MHz. The PA input power was approximately 2 watts and the antenna was a 1/4 whip vertical located approximately 19" (1/4) from the center of the interconnecting wiring. Modulation was NOT applied but the carrier was switched at irregular intervals. Induction was evident by "jumping" of the Huntron traces, except on the type HTR 1005BE. RF was radiated for approximately 15 minutes. The devices were then data-logged. All sixty off devices were then loaded onto static burn-in boards with input and output pins terminated to Vcc by 47K pull-up resistors and then loaded into a Ceetel burn-in chamber at 125 degrees Celsius. After 48 hours at 125 degrees Celsius the devices were removed from the oven and all devices data-logged. The devices were then re-loaded into the burn-in chamber for a further 120 hours burn-in at 125 degrees Celsius. The devices were then finally data-logged to determine the long-term effect (if any) of the Huntron Trackers.

ROTATIONAL TESTING

In order to ensure that any variations in output levels of the three types of Huntron Instruments used did not affect part of the test series devices only, devices under test were "rotated" around the test instruments as shown in the table below. The figures shown represent the Test Number followed by the Section Number, i.e. 9/2 = Test No. 9, the 2nd Part.

HUNTRON INSTRUMENTS

Device No.	1	2	3	4	5
1	1/1	3/1	5/1	9/1	7/1
2	7/2	1/2	3/2	5/2	9/2
3	9/2	7/2	1/3	3/2	5/2
4	5/3	9/3	7/3	1/3	3/3
5	3/3	5/3	9/3	7/3	1/3
11	2/1	4/1	6/1	10/1	8/1
12	8/2	2/2	4/2	6/2	10/2
13	10/2	8/1	2/2	4/2	6/2
14	6/3	10/3	8/1	2/3	4/3
15	4/3	6/3	10/3	8/3	2/3
21	7/1	1/1	3/1	5/1	9/1
22	9/2	7/2	1/2	3/2	5/2
23	5/2	9/1	7/2	1/2	3/2
24	3/2	5/2	9/2	7/2	1/2
25	1/3	3/3	5/3	9/3	7/3
31	8/1	2/1	4/1	6/1	10/1
32	10/1	8/1	2/1	4/1	6/1
33	6/2	10/2	8/1	2/2	4/2
34	4/2	6/2	8/2	10/2	2/2
35	2/3	4/3	6/3	10/3	8/3

Device
No.

HUNTRON INSTRUMENTS

41	5/1	9/1	7/1	1/1	3/1
42	3/1	5/1	9/1	7/1	1/1
43	1/2	3/2	5/1	9/2	7/2
44	7/3	1/3	3/3	5/3	9/3
45	9/3	7/3	1/3	3/3	5/3
51	6/1	10/1	8/1	2/1	4/1
52	4/1	6/1	10/1	8/1	2/1
53	2/2	4/2	6/1	10/2	8/2
54	8/3	2/3	4/3	6/3	10/3
55	10/3	8/3	2/3	4/3	6/3

RESULTS SUMMARY

1. Motorola devices appeared to be more sensitive on the input pins when subject to the Tracker tests.
2. No change in functionality of DC parameters were exhibited on any device subjected to stimulus from the Huntron on all ranges prior to burn-in at 125 degrees Celsius.
3. Device No. 1 (Motorola 14071) failed supply current after 48 hours burn-in. Device No. 3 (Motorola 14071) failed supply current and functionality in gate No. 4 (pins 11, 12 and 13) after 48 hours burn-in.
4. Device No. 1 failed supply current and functionality in gate No. 4 (pins 11, 12 and 13) after 168 hours burn-in. Device No. 17 (Motorola 14081 Reference device) failed supply current after 168 hours burn-in.

CONCLUSIONS

Although three devices failed during static burn-in it is felt that the failures cannot be attributed to any harmful effects due to stimulus from the Huntron Trackers as the failure modes were totally independent of pins 1, 2 and 3 which were pin stimulated by the Trackers. Furthermore, one of the devices which failed during burn-in was a Reference device which was not connected to the Tracker in any form.

It should be noted that the burn-in condition which was applied to the devices was very extreme (viz., 125 degrees) for plastic encapsulated devices and that the incident of failure is unlikely to be related to the test performed by the Huntron Tracker.

Appendix B

HUNTRON TRACKER TTL AND CMOS TESTS

Component Concepts
Everett, WA 98201

OBJECT: To determine the effect of the testing signals from a Huntron Tracker in-circuit component tester on performance of CMOS and TTL integrated circuits.

COMPONENT TESTED: Motorola MC 14011 and TI 74LS11

- (1) Burn-in (100%) 180 pieces at 125 degrees Celsius = 48 hours
- (2) Electrical (100%) to obtain 150 units to be labeled as follows:

Label 25 units as HH1, HH2, HH3.....	HH25
Label 25 units as HM1, HM2, HM3.....	HM25
Label 25 units as HL1, HL2, HL3.....	HL25
Label 25 units as VH1, VH2, VH3.....	VH25
Label 25 units as VM1, VM2, VM3.....	VM25
Label 25 units as VL1, VL2, VL3.....	VL25

- (3) Electrical (100%) in the following sequence:

(a)	HH1, HH2.....	HH25
(b)	HM1, HM2.....	HM25
(c)	HL1, HL2.....	HL25
(d)	VH1, VH2.....	VH25
(e)	VM1, VM2.....	VM25
(f)	VL1, VL2.....	VL25

For DC Parametrics and function per the manufacturers specifications. $T_A = 25$ degrees Celsius. They are to be tested on HP5054 digital IC tester. All parameters datalogged. Propagation delay tested per specification for pass/fail only.

- (4) Connect Huntron Tracker to sequencer (sequencer is a piece of equipment supplied by Huntron Instruments, Inc. which applies testing signals from the Tracker and tester to device under test) to each piece of equipment and turn on power.
- (5) (a) Set Tracker range to HIGH.
(b) Set Tester range to HIGH.
(c) Insert HH1 in zero-insertion force socket marked "Huntron Tracker" located on top of sequencer.
(d) Activate "start" button on sequencer. The red LED will come on when sequencing is completed (it takes about 90 seconds).

- (e) Remove devices under test.
- (f) Repeat steps (c), (d), (e), (f), for HH2, HH3,....,HH25.
- (6) Set Tracker and tester range to medium and repeat steps (c), (d), (e), (f), for HM1, HM2,....,HM25 and VM1, VM2,....,VM25.
- (7) Set Tracker and tester range to low and repeat steps (c), (d), (e), (f), for HL1, HL2,....,HL25 and VL1, VL2,...., VL25.
- (8) Electrical test (100%) in the following sequences:

HH1, HH2.....HH25
 HM1, HM2.....HM25
 HL1, HL2.....HL25
 VH1, VH2.....VH25
 VM1, VM2.....VM25
 VL1, VL2.....VL25

For DC parametrics and function per the manufacturer's specifications $T_A = 25$ degrees Celsius. Propagation delay tested per specification for pass/fail only. All parameters datalogged on the HP5054 digital tester.

TEST REPORT

Component Concepts, Inc., an independent test lab for active electronic components, performed testing on the effect of part exposure to the Huntron "Tracker". The Huntron "Tracker" is an in-circuit stand-alone component tester. Two types of parts were tested and pertinent data recorded prior to test with the "Tracker". The parts were then tested and data logged after the "Tracker" test. The two sets of data, pre- and post-, were then compared for any possible effect that the "Tracker" might have upon the parts. Seventy-five pieces of 74LS11's and seventy-five of 4011's were tested. All parts passed after testing with the Huntron. The datalogged parameters were input and operating current, and output voltage. No discernible effects were observed upon analysis of the pre- and post- data logs.

The exact test flow is as follows:

1. All parts before testing were subjected to 48 hours burn-in at 125 degrees Celsius.
2. 74LS11 and 4011 tested for pass/fail operation at 125 Celsius.
3. 75 of each part tested for propagation delay, pass/fail.
4. Parts datalogged for specific parameters.
5. Parts subjected to test by the Huntron instrument.
6. Propagation delay tested.
7. Post-test datalog performed, some parameters recorded.
8. Datalogs analyzed to determine any effects of the Huntron "Tracker" upon parts.

TEST DISCUSSION

The testing procedures used can only validate the externally measurable parameters of the part and its function. The internal functioning of the part can be assumed to follow with the externally measurable parameters.

The lot of parts received from Huntron were uniform in date code and manufacture. All parts were 100% functional after a static burn-in of 48 hours. The TTL and CMOS parts were tested on a Hewlett Packard 5045 IC Tester (Ser.# 1712A00222). The data was recorded on a companion HP9825 Calculator. Huntron provided a "Tracker" and "Sequencing Unit". The Huntron "Tracker" (Ser.# 21F01001), was connected to the sequence unit which, according to Huntron, automatically connected the leads of the part to the tester one lead at a time. The actual functioning of the sequencer and the two test units are not the responsibility of Component Concepts other than the following of instructions provided by Huntron for proper operation. After burn-in the parts were tested pass/fail for propagation delay in a bench set-up using a pulse generator and a 100MHz HP oscilloscope. The parts were also datalogged. They were then tested on the sequencer with the two testers attached. After being tested with the sequencer the parts were again tested for propagation delay and datalogged. At all times attention was paid to static ESD precautions.

TEST RESULTS

At pre-test, after burn-in, all parts were functional for DC and AC parameters, seventy-five parts were data-logged from each part type, 74LS11 and 4011BC. A comparison of data after testing showed no significant change in either input current or output voltage under load. The data printed out by the HP9825 Calculator was reduced to a more readable format which clearly shows the value recorded before and after the differences between the two values. The majority of differences between values are within the accuracy limits of the HP5045 Tester. Points where there are differences greater than that value are not significant in number to produce any possible negative conclusions on tester interaction with the tested parts. Based on the collected data, the Huntron "Tracker" had no discernable impact on the parts tested.

