



Signal	Pin #
+VA	1
-VA	2
+5VA	3
-5VA	4
DGND	5
AGND	6
+1.8VD	7
VD1	8
+3.3VD	9
+5VD	10

MMIO Signals	Signal	Pin #
CNTL	1	1
GPIO0	2	2
CLK	3	3
DGND	4	4
CLKR	5	5
GPIO1	6	6
FSX	7	7
GPIO2	8	8
FSR	9	9
DGND	10	10
GPIO3	11	11
DR	12	12
GPIO4	13	13
INT	14	14
SCL	15	15
TOUT	16	16
DGND	17	17
GPIO5	18	18
SDA	19	19
SDA	20	20

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Designed for Public Release
 Project: ADS126xEVM
 Sheet Title: EVM1 Schematic
 Size: B
 Assembly Variant [No Variations]
 File: ADS126xEVM_RevA1_Schematic_SchDoc
 Contact: <http://www.ti.com/support>

Mod. Date: 12/31/2014
 Sheet 1 of 1
 Rev. A

TEXAS INSTRUMENTS
<http://www.ti.com>
 © Texas Instruments 2014