## **Instruction Manual**

# **Tektronix**

TMS 541 PowerPC PPC7X0 Microprocessor Support 071-0179-02

#### Warning

The servicing instructions are for use by qualified personnel only. To avoid personal injury, do not perform any servicing unless you are qualified to do so. Refer to all safety summaries prior to performing service.

Copyright © Tektronix, Inc. All rights reserved. Licensed software products are owned by Tektronix or its suppliers and are protected by United States copyright laws and international treaty provisions.

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013, or subparagraphs (c)(1) and (2) of the Commercial Computer Software – Restricted Rights clause at FAR 52.227-19, as applicable.

Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supercedes that in all previously published material. Specifications and price change privileges reserved.

Printed in the U.S.A.

Tektronix, Inc., P.O. Box 1000, Wilsonville, OR 97070-1000

TEKTRONIX and TEK are registered trademarks of Tektronix, Inc.

#### **SOFTWARE WARRANTY**

Tektronix warrants that the media on which this software product is furnished and the encoding of the programs on the media will be free from defects in materials and workmanship for a period of three (3) months from the date of shipment. If a medium or encoding proves defective during the warranty period, Tektronix will provide a replacement in exchange for the defective medium. Except as to the media on which this software product is furnished, this software product is provided "as is" without warranty of any kind, either express or implied. Tektronix does not warrant that the functions contained in this software product will meet Customer's requirements or that the operation of the programs will be uninterrupted or error-free.

In order to obtain service under this warranty, Customer must notify Tektronix of the defect before the expiration of the warranty period. If Tektronix is unable to provide a replacement that is free from defects in materials and workmanship within a reasonable time thereafter, Customer may terminate the license for this software product and return this software product and any associated materials for credit or refund.

THIS WARRANTY IS GIVEN BY TEKTRONIX IN LIEU OF ANY OTHER WARRANTIES, EXPRESS OR IMPLIED. TEKTRONIX AND ITS VENDORS DISCLAIM ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. TEKTRONIX' RESPONSIBILITY TO REPLACE DEFECTIVE MEDIA OR REFUND CUSTOMER'S PAYMENT IS THE SOLE AND EXCLUSIVE REMEDY PROVIDED TO THE CUSTOMER FOR BREACH OF THIS WARRANTY. TEKTRONIX AND ITS VENDORS WILL NOT BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES IRRESPECTIVE OF WHETHER TEKTRONIX OR THE VENDOR HAS ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

# **Table of Contents**

	General Safety Summary
	Service Safety Summary
	Preface
	Manual Conventions
	Logic Analyzer Documentation
	Contacting Tektronix
etting Started	
	Support Package Description
	Logic Analyzer Software Compatibility
	Logic Analyzer Configuration
	Requirements and Restrictions
	Timing Display Format
	Functionality Not Supported
	DAS Mass Termination Interface (MTIF) Probes
	Channel Assignments
	CPU To Mictor Connections
perating Basics	
	Setting Up the Support
	Channel Group Definitions
	Clocking
	Custom Clocking
	Symbols
	Acquiring and Viewing Disassembled Data
	Acquiring Data
	Viewing Disassembled Data
	Hardware Display Format
	Software Display Format
	Control Flow Display Format
	Subroutine Display Format
	Changing How Data is Displayed
	Optional Display Selections
	Marking Cycles
	Displaying Exception Labels
	Disassembly Display Options
	Micro Specific Fields
	Viewing an Example of Disassembled Data
pecifications	
pecifications	

Specifications
Replaceable Parts List
Index

## **List of Tables**

Table 1–1: TLA 700 Address group channel assignments	1–4
Table 1–2: DAS 9200 Address group channel assignments	1–5
Table 1–3: TLA 700 Data group channel assignments	1–6
Table 1–4: DAS 9200 Data group channel assignments	1–7
Table 1–5: TLA 700 Data group channel assignments	1–9
Table 1–6: DAS 9200 Data group channel assignments	1–10
Table 1–7: TLA 700 Control group channel assignments	1–11
Table 1–8: DAS 9200 Control group channel assignments	1–11
Table 1–9: TLA 700 Transfer group channel assignments	1–12
Table 1–10: DAS 9200 Transfer group channel assignments	1–12
Table 1–11: TLA 700 Tsiz group channel assignments	1–12
Table 1–12: DAS 9200 Tsiz group channel assignments	1–13
Table 1–13: TLA 700 Misc group channel assignments	1–13
Table 1–15: Clock channel assignments	1–14
Table 1–16: TLA 700 CPU to Mictor connections for Mictor A pins	1–16
Table 1–17: DAS 9200 CPU to LA connections	1–17
Table 1–18: TLA 700 CPU to Mictor connections for Mictor C pins	1–18
Table 1–19: DAS 9200 CPU to LA connections	1–19
Table 1–20: CPU to Mictor connections for Mictor D pins	1–20
Table 1–21: CPU to LA connections	1–22
Table 1–22: TLA 700 CPU to Mictor connections for Mictor E pins	1–23
Table 1–23: DAS 9200 CPU to LA connections	1–24
Table 2–1: PPC7X0_Tran Control group symbol table definitions	2–4
Table 2–2: PPC7X0_Tsiz Control group symbol table definitions	2–4
Table 2–3: PPC7X0_Ctrl Control group symbol table definitions	2–5
Table 2–4: Description of special characters in the display	2–8
Table 2–5: Cycle type labels for Address sequences and definitions .	2–8
Table 2–6: Cycle type labels for Data sequences and definitions	2–9
Table 2–7: Cycle type labels for ARTRY, DRTRY, and	
Data Error cycles	2–9
Table 2–8: General cycle type labels definitions	2–9
Table 2–9: Mark selections and definitions	2–14
Table 2–10: Interrupt and exception labels	2–15
Table 2–11: TLA 700 disassembly display options	2–16
Table 2–12: DAS 9200 disassembly display options	2–17
Table 3_1. Flactrical specifications	3_1

# **General Safety Summary**

Review the following safety precautions to avoid injury and prevent damage to this product or any products connected to it. To avoid potential hazards, use this product only as specified.

Only qualified personnel should perform service procedures.

While using this product, you may need to access other parts of the system. Read the *General Safety Summary* in other system manuals for warnings and cautions related to operating the system.

#### To Avoid Fire or Personal Injury

**Connect and Disconnect Properly.** Do not connect or disconnect probes or test leads while they are connected to a voltage source.

**Ground the Product**. This product is grounded through the grounding conductor of the power cord. To avoid electric shock, the grounding conductor must be connected to earth ground. Before making connections to the input or output terminals of the product, ensure that the product is properly grounded.

**Observe All Terminal Ratings**. To avoid fire or shock hazard, observe all ratings and marking on the product. Consult the product manual for further ratings information before making connections to the product.

**Do Not Operate Without Covers.** Do not operate this product with covers or panels removed.

**Use Proper Fuse.** Use only the fuse type and rating specified for this product.

**Avoid Exposed Circuitry.** Do not touch exposed connections and components when power is present.

**Do Not Operate With Suspected Failures.** If you suspect there is damage to this product, have it inspected by qualified service personnel.

Do Not Operate in Wet/Damp Conditions.

Do Not Operate in an Explosive Atmosphere.

**Keep Product Surfaces Clean and Dry.** 

#### **Symbols and Terms**

**Terms in this Manual**. These terms may appear in this manual:



**WARNING**. Warning statements identify conditions or practices that could result in injury or loss of life.



**CAUTION**. Caution statements identify conditions or practices that could result in damage to this product or other property.

**Terms on the Product**. These terms may appear on the product:

DANGER indicates an injury hazard immediately accessible as you read the marking.

WARNING indicates an injury hazard not immediately accessible as you read the marking.

CAUTION indicates a hazard to property including the product.

**Symbols on the Product**. The following symbols may appear on the product:



WARNING High Voltage



Protective Ground (Earth) Terminal



CAUTION Refer to Manual



Double Insulated

# **Service Safety Summary**

Only qualified personnel should perform service procedures. Read this *Service Safety Summary* and the *General Safety Summary* before performing any service procedures.

**Do Not Service Alone.** Do not perform internal service or adjustments of this product unless another person capable of rendering first aid and resuscitation is present.

**Disconnect Power.** To avoid electric shock, disconnect the main power by means of the power cord or, if provided, the power switch.

**Use Care When Servicing With Power On.** Dangerous voltages or currents may exist in this product. Disconnect power, remove battery (if applicable), and disconnect test leads before removing protective panels, soldering, or replacing components.

To avoid electric shock, do not touch exposed connections.

#### **Preface**

This instruction manual contains specific information about the TMS 541 PPC7X0 microprocessor support package and is part of a set of information on how to operate this product on compatible Tektronix logic analyzers.

If you are familiar with operating microprocessor support packages on the logic analyzer for which the TMS 541 PPC7X0 support was purchased, you will probably only need this instruction manual to set up and run the support.

If you are not familiar with operating microprocessor support packages, you will need to supplement this instruction manual with information on basic operations to set up and run the support.

Information on basic operations of microprocessor support packages is included with each product. Each logic analyzer includes basic information that describes how to perform tasks common to support packages on that platform. This information can be in the form of online help, an installation manual, or a user manual.

This manual provides detailed information on the following topics:

- Connecting the logic analyzer to the system under test
- Setting up the logic analyzer to acquire data from the system under test
- Acquiring and viewing disassembled data

#### **Manual Conventions**

This manual uses the following conventions:

- The term "disassembler" refers to the software that disassembles bus cycles into instruction mnemonics and cycle types.
- The phrase "information on basic operations" refers to online help, an installation manual, or a user manual covering the basic operations of microprocessor support..
- In the information on basic operations, the term "XXX" or "P54C" appearing in field selections and file names must be replaced with PPC7X0. This term is the name of the microprocessor in field selections and file names you must use to operate the PPC7X0 support.
- The term "SUT" (system under test) refers to the microprocessor-based system from which data will be acquired.

- The term "logic analyzer" refers to the Tektronix logic analyzer for which this product was purchased.
- The term "module" refers to a 128-channel or a 96-channel module.
- The term "HI module" refers to the module in the higher-numbered slot and the term "LO module" refers to the module in the lower-numbered slot.
- PPC7X0 refers to all supported variations of the PPC750 or PPC740 microprocessors unless otherwise noted.
- An asterisk (\*) following a signal name indicates an active low signal.

#### **Logic Analyzer Documentation**

A description of other documentation available for each type of Tektronix logic analyzer is located in the user manual of the corresponding module. The manual set provides the information necessary to install, operate, maintain, and service the logic analyzer and its associated products.

#### **Contacting Tektronix**

Product	For questions about using Tektronix measurement products, cal	1
~	44 0 4 5 4 4 4 4 4	

Support toll free in North America:

1-800-TEK-WIDE (1-800-835-9433 ext. 2400)

6:00 a.m. – 5:00 p.m. Pacific time

Or contact us by e-mail: tm\_app\_supp@tek.com

For product support outside of North America, contact your

local Tektronix distributor or sales office.

Service Tektronix offers extended warranty and calibration programs as Support

options on many products. Contact your local Tektronix

distributor or sales office.

For a listing of worldwide service centers, visit our web site.

For other In North America:

information 1-800-TEK-WIDE (1-800-835-9433)

An operator will direct your call.

To write us Tektronix, Inc.

P.O. Box 1000

Wilsonville, OR 97070-1000

**USA** 

Website Tektronix.com

# **Getting Started**

## **Getting Started**

This chapter contains information on the TMS 541 microprocessor support, and information on connecting your logic analyzer to your system under test.

#### **Support Package Description**

The TMS 541 microprocessor support package displays disassembled data from systems based on the PowerPC PPC7X0 microprocessor.

Refer to information on basic operations to determine how many modules and probes your logic analyzer needs to meet the minimum channel requirements for the TMS 541 microprocessor support.

To use this support efficiently, you need the items listed in the information on basic operations as well as the PPC750 RISC Microprocessor User's Manual, 1997 and the PPC740/750 RISC Microprocessor Hardware Specifications, Motorola, 1997.

#### **Logic Analyzer Software Compatibility**

The label on the microprocessor support floppy disk states which version of logic analyzer software the support is compatible with.

#### **Logic Analyzer Configuration**

For use with a TLA 700 Series the TMS 541 support requires a minimum of one 128-channel module.

For use with a DAS 9200 Series the TMS 541 support requires a minimum of two 96-channel merged modules.

## **Requirements and Restrictions**

Review electrical specifications in the *Specifications* chapter in this manual as they pertain to your system under test, as well as the following descriptions of other PPC7X0 support requirements and restrictions.

**Hardware Reset**. If a hardware reset occurs in your PPC7X0 system during an acquisition, the application disassembler might acquire an invalid sample.

**System Clock Rate.** The PPC7X0 microprocessor support can acquire data from the PPC7X0 microprocessor operating at speeds of up to 83.3 MHz<sup>1</sup>. The PPC7X0 microprocessor support has been tested to 66 MHz.

**Timing Violations.** For DAS 9200 Address, Data and Transfer Attribute inputs there is a timing hit of 2.5 ns and for all other inputs 2 ns.

**Channel Groups**. Channel groups required for clocking and disassembly are the Address Group, Hi\_Data Group, Lo\_Data Group, Control Group, Transfer Group, and Tsiz Group.

DAS 9200 Channel group not required for clocking and disassembly is the Misc Group.

TLA 700 Channel group not required for clocking and disassembly is the Misc Group.

**Disabling the Instruction Cache.** To display disassemble acquired data, you must disable the internal instruction cache. Disabling the cache makes all instruction prefetches visible on the bus so that they can be acquired and displayed disassembled.

**Disabling the Data Cache.** To display acquired data, you must disable the data cache. Disabling the data cache makes visible on the bus all of the loads and stores to memory, including data reads and writes, so the software can acquire and display them.

#### **Timing Display Format**

A Timing Display Format file is provided for the DAS support only. It sets up the display to show the following waveforms:

**SYSCLK** 

BR\*, BG\*, ABB\*, TS\*, Address, Transfer, Tsiz, AACK\*, ARTRY\*, DBWO\*, DBG\*, DBB\*, Hi\_Data, Lo\_Data, TA\*, DRTRY\*, TEA\*

**NOTE**. Address, Transfer, Tsiz, Hi\_Data and Lo\_Data are displayed in bus form.

Specification at time of printing. Contact your Tektronix sales representative for current information on the fastest devices supported. The method of selecting or restoring the Timing Display Format file is different for each platform, and will be ignored in this document. However, with the DAS 9200 this file cannot be restored until after an acquisition has been taken.

#### **Functionality Not Supported**

**Interrupt Signals.** All of the interrupt signals are not acquired by the TMS 541 support software. The interrupts that are acquired can be identified by the TMS 541 support software by looking at the address that is displayed for the interrupt service.

**Microprocessor.** The PPC7X0 acquires all the address and data cycles on the bus and does not differentiate between potential master and alternate master.

**L2 cache**. L2 cache transactions are not supported for the PPC750.

**Extra Acquisition Channels.** Extra Acquisition Channels are not available on either the TLA 700 or the DAS 9200.

**Alternate Bus Master.** Alternate bus master transactions are not processed in the disassembly.

**Address Pipelining.** If address pipelining continues for several sequences (those longer than approximately 1 K), performance might be degradated when you scroll data by entering a sequence number in the cursor field.

If address pipelining continues for additional sequences of 1 K or greater, erroneous address and data association might occur. You can use the Mark Cycles function to correct the interpretation of erroneous address and data association. See page 2–13 on Marking Cycles information on how to correct improper address and data association.

#### **DAS Mass Termination Interface (MTIF) Probes**

MTIF probes are already labeled since the probe sections for each probe are permanent. The TMS 541 channel assignments follow the standard channel mapping.

### **Channel Assignments**

Channel assignments shown in Table 1–1 through Table 1–15 use the following conventions:

- All signals are required by the support unless indicated otherwise.
- Channels are shown starting with the most significant bit (MSB) descending to the least significant bit (LSB).
- Channel group assignments are for all modules unless otherwise noted.
- An asterisk (\*) following a signal name indicates an active low signal.
- An equals sign (=) following a signal name indicates that it is double probed.
- The module in the higher-numbered slot is referred to as the HI module (prefixed with 1\_) and the module in the lower-numbered slot is referred to as the LO module (prefixed with 0\_).

Table 1–1 shows the probe section and channel assignments for the TLA 700 Address group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

Table 1-1: TLA 700 Address group channel assignments

Bit order	Section:channel	PPC7X0 signal name
31	A3:7	A0
30	A3:6	A1
29	A3:5	A2
28	A3:4	A3
27	A3:3	A4
26	A3:2	A5
25	A3:1	A6
24	A3:0	A7
23	A2:7	A8
22	A2:6	А9
21	A2:5	A10
20	A2:4	A11
19	A2:3	A12
18	A2:2	A13
17	A2:1	A14
16	A2:0	A15
15	A1:7	A16
14	A1:6	A17

Table 1-1: TLA 700 Address group channel assignments (cont.)

Bit order	Section:channel	PPC7X0 signal name
13	A1:5	A18
12	A1:4	A19
11	A1:3	A20
10	A1:2	A21
9	A1:1	A22
8	A1:0	A23
7	A0:7	A24
6	A0:6	A25
5	A0:5	A26
4	A0:4	A27
3	A0:3	A28
2	A0:2	A29
1	A0:1	A30
0	A0:0	A31

Table 1–2 shows the probe section and channel assignments for the DAS 9200 Address group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

Table 1-2: DAS 9200 Address group channel assignments

Ditordor	Castian abannal	DDC7V0 signal name
Bit order	Section:channel	PPC7X0 signal name
31	0_A3:7	A0
30	0_A3:6	A1
29	0_A3:5	A2
28	0_A3:4	A3
27	0_A3:3	A4
26	0_A3:2	A5
25	0_A3:1	A6
24	0_A3:0	A7
23	0_A2:7	A8
22	0_A2:6	A9
21	0_A2:5	A10
20	0_A2:4	A11
19	0_A2:3	A12
18	0_A2:2	A13

Table 1-2: DAS 9200 Address group channel assignments (cont.)

Bit order	Section:channel	PPC7X0 signal name
17	0_A2:1	A14
16	0_A2:0	A15
15	0_A1:7	A16
14	0_A1:6	A17
13	0_A1:5	A18
12	0_A1:4	A19
11	0_A1:3	A20
10	0_A1:2	A21
9	0_A1:1	A22
8	0_A1:0	A23
7	0_A0:7	A24
6	0_A0:6	A25
5	0_A0:5	A26
4	0_A0:4	A27
3	0_A0:3	A28
2	0_A0:2	A29
1	0_A0:1	A30
0	0_A0:0	A31

Table 1–3 shows the probe section and channel assignments for the TLA 700 Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

Table 1-3: TLA 700 Data group channel assignments

Bit order	Section:channel	PPC7X0 signal name
31	E3:7	DH0
30	E3:6	DH2
29	E3:5	DH3
28	E3:4	DH3
27	E3:3	DH4
26	E3:2	DH5
25	E3:1	DH6
24	E3:0	DH7
23	E2:7	DH8
22	E2:6	DH9
21	E2:5	DH10

Table 1-3: TLA 700 Data group channel assignments (cont.)

Bit order	Section:channel	PPC7X0 signal name
20	E2:4	DH11
19	E2:3	DH12
18	E2:2	DH13
17	E2:1	DH14
16	E2:0	DH15
15	E1:7	DH16
14	E1:6	DH17
13	E1:5	DH18
12	E1:4	DH19
11	E1:3	DH20
10	E1:2	DH21
9	E1:1	DH22
8	E1:0	DH23
7	E0:7	DH24
6	E0:6	DH25
5	E0:5	DH26
4	E0:4	DH27
3	E0:3	DH28
2	E0:2	DH29
1	E0:1	DH30
0	E0:0	DH31

Table 1–4 shows the probe section and channel assignments for the DAS 9200 Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

Table 1–4: DAS 9200 Data group channel assignments

Bit order	Section:channel	PPC7X0 signal name
31	1_D3:7	DH0
30	1_D3:6	DH2
29	1_D3:5	DH3
28	1_D3:4	DH3
27	1_D3:3	DH4
26	1_D3:2	DH5

Table 1–4: DAS 9200 Data group channel assignments (cont.)

Bit		
order	Section:channel	PPC7X0 signal name
25	1_D3:1	DH6
24	1_D3:0	DH7
23	1_D2:7	DH8
22	1_D2:6	DH9
21	1_D2:5	DH10
20	1_D2:4	DH11
19	1_D2:3	DH12
18	1_D2:2	DH13
17	1_D2:1	DH14
16	1_D2:0	DH15
15	1_D1:7	DH16
14	1_D1:6	DH17
13	1_D1:5	DH18
12	1_D1:4	DH19
11	1_D1:3	DH20
10	1_D1:2	DH21
9	1_D1:1	DH22
8	1_D1:0	DH23
7	1_D0:7	DH24
6	1_D0:6	DH25
5	1_D0:5	DH26
4	1_D0:4	DH27
3	1_D0:3	DH28
2	1_D0:2	DH29
1	1_D0:1	DH30
0	1_D0:0	DH31

Table 1–5 shows the probe section and channel assignments for the TLA 700 Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

Table 1-5: TLA 700 Data group channel assignments

Bit order	Section:channel	PPC7X0 signal name
31	D3:7	DL0
30	D3:6	DL2
29	D3:5	DL3
28	D3:4	DL3
27	D3:3	DL4
26	D3:2	DL5
25	D3:1	DL6
24	D3:0	DL7
23	D2:7	DL8
22	D2:6	DL9
21	D2:5	DL10
20	D2:4	DL11
19	D2:3	DL12
18	D2:2	DL13
17	D2:1	DL14
16	D2:0	DL15
15	D1:7	DL16
14	D1:6	DL17
13	D1:5	DL18
12	D1:4	DL19
11	D1:3	DL20
10	D1:2	DL21
9	D1:1	DL22
8	D1:0	DL23
7	D0:7	DL24
6	D0:6	DL25
5	D0:5	DL26
4	D0:4	DL27
3	D0:3	DL28
2	D0:2	DL29
1	D0:1	DL30
0	D0:0	DL31

Table 1–6 shows the probe section and channel assignments for the DAS 9200 Data group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in hexadecimal.

Table 1-6: DAS 9200 Data group channel assignments

Bit order	Section:channel	PPC7X0 signal name
29	0_D3:7	DL0
28	0_D3:6	DL2
27	0_D3:5	DL3
26	0_D3:4	DL3
25	0_D3:3	DL4
24	0_D3:2	DL5
23	0_D3:1	DL6
22	0_D3:0	DL7
21	0_D2:7	DL8
20	0_D2:6	DL9
19	0_D2:5	DL10
18	0_D2:4	DL11
17	0_D2:3	DL12
16	0_D2:2	DL13
15	0_D2:1	DL14
14	0_D2:0	DL15
13	0_D1:7	DL16
12	0_D1:6	DL17
11	0_D1:5	DL18
10	0_D1:4	DL19
9	0_D1:3	DL20
8	0_D1:2	DL21
7	0_D1:1	DL22
6	0_D1:0	DL23
5	0_D0:7	DL24
4	0_D0:6	DL25
3	0_D0:5	DL26
2	0_D0:4	DL27
1	0_D0:3	DL28
0	0_D0:2	DL29
1	0_D0:1	DL30
0	0_D0:0	DL31

Table 1–7 shows the probe section and channel assignments for the TLA 700 Control group and the microprocessor signal to which each channel connects. By default, this channel group is displayed as symbols.

Table 1–7: TLA 700 Control group channel assignments

Bit order	Section:channel	PPC7X0 signal name
10	C2:2	TS*
9	C3:4	BG*
8	C1:4	DBG*
7	C1:6	ARTRY*
6	C2:3	DRTRY*
5	C2:1	AACK*
4	C0:6	TA*
3	C3:5	TEA*
2	C2:4	ABB*
1	C0:4	DBWO*
0	C2:5	DBB*

Table 1–8 shows the probe section and channel assignments for the DAS 9200 Control group and the microprocessor signal to which each channel connects. By default, this channel group is displayed as symbols.

Table 1-8: DAS 9200 Control group channel assignments

Bit order	Section:channel	PPC7X0 signal name
10	0_C2:2	TS*
9	0_C3:4	BG*
8	0_C1:4	DBG*
7	0_C1:6	ARTRY*
6	0_C2:3	DRTRY*
5	0_C2:1	AACK*
4	0_C0:6	TA*
3	0_C3:5	TEA*
2	0_C2:4	ABB*
1	0_C0:4	DBWO*
0	0_C2:5	DBB*

Table 1–9 shows the probe section and channel assignments for the TLA 700 Transfer group and the microprocessor signal to which each channel connects. By default, this channel group is displayed as symbols.

Table 1-9: TLA 700 Transfer group channel assignments

Bit order	Section:channel	PPC7X0 signal name
5	C3:1	ТТО
4	C0:7	TT1
3	C3:6	TT2
2	C3:7	TT3
1	C1:2	TT4
0	C1:7	WT

Table 1–10 shows the probe section and channel assignments for the DAS 9200 Transfer group and the microprocessor signal to which each channel connects. By default, this channel group is displayed as symbols.

Table 1-10: DAS 9200 Transfer group channel assignments

Bit order	Section:channel	PPC7X0 signal name
5	0_C3:1	TT0
4	0_C0:7	TT1
3	0_C3:6	TT2
2	0_C3:7	TT3
1	0_C1:2	TT4
0	0_C1:7	WT

Table 1–11 shows the probe section and channel assignments for the TLA 700 Tzis group and the microprocessor signal to which each channel connects. By default, this channel group is displayed in symbolically.

Table 1-11: TLA 700 Tsiz group channel assignments

Bit order	Section:channel	PPC7X0 signal name
3	C3:3	TSIZ2
2	C2:7	TSIZ1
1	C2:6	TSIZ0
0	C3:2	TBST*

Table 1–12 shows the probe section and channel assignments for the DAS 9200 Tzis group and the microprocessor signal to which each channel connects. By default, this channel group is displayed as symbols.

Table 1–12: DAS 9200 Tsiz group channel assignments

Bit order	Section:channel	PPC7X0 signal name
3	0_C3:3	TSIZ2
2	0_C2:7	TSIZ1
1	0_C2:6	TSIZ0
0	0_C3:2	TBST*

Table 1–13 shows the probe section and channel assignments for the TLA 700 Misc group and the microprocessor signal to which each channel connects. By default, this channel group is not visible.

Table 1-13: TLA 700 Misc group channel assignments

Bit order	Section:channel	PPC7X0 signal name
2	C1:3	SYSCLK=1
1	C1:5	BR*
0	C0:5	GBL*

<sup>1</sup> Same as CLK

Table 1–14 shows the probe section and channel assignments for the DAS 9200 Misc group and the microprocessor signal to which each channel connects. By default, this channel group is not visible.

Table 1–14: DAS 9200 Misc group channel assignments

Bit order	Section:channel	PPC7X0 signal name
2	0_C1:3	SYSCLK=1
1	0_C1:5	BR*
0	0_C0:5	GBL*

<sup>1</sup> Same as CLK

**TLA 700.** Extra channels that are not connected in the TMS 541 PPC7X0 support:

C1:0

C3:0

**DAS 9200.** Extra channels that are not connect in the TMS 541 PPC7X0 support:

LO C1:0

LO C3:0

HI\_A3:0-7

HI A2:0-7

HI A1:0-7

HI\_A0:0-7

HI\_C3:0-7

HI C2:0-7

HI C1:0-7

HI\_C0:0-7

**Non-Intrusive Acquisition.** Acquiring microprocessor bus cycles will be non-intrusive to the system under test. That is, the PPC7X0 will not intercept, modify, or present back signals to the system under test.

**Acquisition Setup.** The PPC7X0 will affect the logic analyzer setup menus (and submenus) by modifying existing fields and adding micro-specific fields.

On the TLA 700, the PPC7X0 will add the selection "PPC7X0" to the Load Support Package dialog box, under the File pulldown menu. Once that "PPC7X0 support" has been loaded, the "Custom" clocking mode selection in the TLA 700 module Setup menu is also enabled.

On the DAS 9200, the PPC7X0 will add the selection "PPC7X0 Support" to the Software Support field of the DAS 9200 Config menu. Once that "PPC7X0 Support" has been selected, the "Custom" clocking mode selection in the DAS 9200 Clocking menu is also enabled.

Table 1-15 shows the probe section and channel assignments for the clock probes (not part of any group), and the PPC7X0 signal to which each channel connects.

Table 1–15: Clock channel assignments

TLA 700 section & probe	DAS 9200 section & probe	PPC7X0 signal name	Description
CLK:3	Clock:3	CLK	Clock
CLK:2	Clock:2	DBB*	Used as qualifier
CLK:1	Clock:1	TA*	Used as qualifier
CLK:0	Clock:0	TEA*	Used as qualifier

#### **CPU To Mictor Connections**

To probe the microprocessor you will need to make connections between the CPU and the Mictor pins of the P6434 Mass Termination Probe. Refer to the P6434 Mass Termination Probe manual, Tektronix part number 070-9793-xx, for more information on mechanical specifications. Table 1–16 through Table 1–20 show the CPU pin to Mictor pin connections.

Tektronix uses a counter-clockwise pin assignment. Pin-1 is located at the top left, and pin-2 is located directly below it. Pin-20 is located on the bottom right, and pin-21 is located directly above it.

AMP uses an odd side-even side pin assignment. Pin-1 is located at the top left, and pin-3 is located directly below it. Pin-2 is located on the top right, and pin-4 is located directly below it.

**NOTE**. When designing Mictor connectors into your SUT, always follow the Tektronix pin assignment.




Figure 1–1: Pin assignments for a Mictor connector (component side)

Please pay close attention to the caution below.



**CAUTION.** To protect the CPU and the inputs of the module, it is recommended that a  $180\Omega$  resistor is connected in series between each ball pad of the CPU and each pin of the Mictor connector. The resistor must be no farther away from the ball pad of the CPU than 1/2-inch.

Table 1–16: TLA 700 CPU to Mictor connections for Mictor A pins

Tektronix Mictor A pin number	AMP Mictor A pin number	PPC7X0 signal name	PPC750	PPC740
1	1	NC	NC	NC
2	3	NC	NC	NC
3	5	TEA*	J1	H13
4	7	A0	A13	C16
5	9	A1	D2	E4
6	11	A2	H11	D13
7	13	A3	C1	F2
8	15	A4	B13	D14
9	17	A5	F2	G1
10	19	A6	C13	D15
11	21	A7	E5	E2
12	23	A8	D13	D16
13	25	A9	G7	D4
14	27	A10	F12	E13
15	29	A11	G3	G2
16	31	A12	G6	E15
17	33	A13	H2	H1
18	35	A14	E2	E16
19	37	A15	L3	H2
20	38	A31	L2	P1
21	36	A30	K2	J15
22	34	A29	K3	M1
23	32	A28	J6	H16
24	30	A27	J2	K2
25	28	A26	H3	G15
26	26	A25	M3	K1
27	24	A24	J7	G13
28	22	A23	F3	F4
29	20	A22	G2	F16
30	18	A21	E1	H3
31	16	A20	H7	F15
32	14	A19	J4	J2
33	12	A18	G4	F14
34	10	A17	L4	J1
35	8	A16	G5	F13

Table 1-16: TLA 700 CPU to Mictor connections for Mictor A pins (cont.)

Tektronix Mictor A pin number	AMP Mictor A pin number	PPC7X0 signal name	PPC750	PPC740
36	6	TA*	F1	H14
37	4	NC	NC	NC
38	2	NC	NC	NC
39	39	GND	NC	NC
40	40	GND	NC	NC
41	41	GND	NC	NC
42	42	GND	NC	NC
43	43	GND	NC	NC

Table 1-17: DAS 9200 CPU to LA connections

LA channel	PPC7X0 signal name	PPC750	PPC740
0_CLK:0	TEA*	J1	H13
0_A3:7	A0	A13	C16
0_A3:6	A1	D2	E4
0_A3:5	A2	H11	D13
0_A3:4	A3	C1	F2
0_A3:3	A4	B13	D14
0_A3:2	A5	F2	G1
0_A3:1	A6	C13	D15
0_A3:0	A7	E5	E2
0_A2:7	A8	D13	D16
0_A2:6	A9	G7	D4
0_A2:5	A10	F12	E13
0_A2:4	A11	G3	G2
0_A2:3	A12	G6	E15
0_A2:2	A13	H2	H1
0_A2:1	A14	E2	E16
0_A2:0	A15	L3	H2
0_A0:0	A31	L2	P1
0_A0:1	A30	K2	J15
0_A0:2	A29	K3	M1
0_A0:3	A28	J6	H16
0_A0:4	A27	J2	K2

Table 1-17: DAS 9200 CPU to LA connections (cont.)

LA channel	PPC7X0 signal name	PPC750	PPC740
0_A0:5	A26	H3	G15
0_A0:6	A25	M3	K1
0_A0:7	A24	J7	G13
0_A1:0	A23	F3	F4
0_A1:1	A22	G2	F16
0_A1:2	A21	E1	H3
0_A1:3	A20	H7	F15
0_A1:4	A19	J4	J2
0_A1:5	A18	G4	F14
0_A1:6	A17	L4	J1
0_A1:7	A16	G5	F13
0_CLK:1	TA*	F1	H14

Table 1–18: TLA 700 CPU to Mictor connections for Mictor C pins

Tektronix Mictor C pin number	AMP Mictor C pin number	PPC7X0 signal name	PPC750	PPC740
1	1	NC	NC	NC
2	3	NC	NC	NC
3	5	CLK	H9	C9
4	7	TT3	C12	C14
5	9	TT2	B12	B16
6	11	TEA*	J1	H13
7	13	BG*	H1	L1
8	15	TSIZ2	C9	B12
9	17	TBST*	A11	A14
10	19	TT0	C10	B13
11	21	NC	NC	NC
12	23	TSIZ1	В9	D10
13	25	TSIZ0	A9	A13
14	27	DBB*	K5	J14
15	29	ABB*	L7	K4
16	31	DRTRY*	H6	G16
17	33	TS*	K7	J13
18	35	AACK*	N3	L2

Table 1–18: TLA 700 CPU to Mictor connections for Mictor C pins (cont.)

Tektronix Mictor C pin number	AMP Mictor C pin number	PPC7X0 signal name	PPC750	PPC740
19	37	ARTRY_ERLY*	L6	J4
20	38	ARTRY_DATA*	L6	J4
21	36	AACK*	N3	L2
22	34	TS*	K7	J13
23	32	DRTRY*	H6	G16
24	30	DBWO*	D1	G4
25	28	GBL*	B1	F1
26	26	TA*	F1	H14
27	24	TT1	D11	A15
28	22	NC	NC	NC
29	20	HRESET*	B6	A7
30	18	TT4	F11	C15
31	16	SYSCLK	H9	C9
32	14	DBG*	K1	N1
33	12	BR*	E7	B6
34	10	ARTRY*	L6	J4
35	8	WT	C3	D2
36	6	NC	NC	NC
37	4	NC	NC	NC
38	2	NC	NC	NC
39	39	GND	NC	NC
40	40	GND	NC	NC
41	41	GND	NC	NC
42	42	GND	NC	NC
43	43	GND	NC	NC

Table 1-19: DAS 9200 CPU to LA connections

LA channel	PPC7X0 signal name	PPC750	PPC740
0_CLK:3	CLK	H9	C9
0_C3:7	TT3	C12	C14
0_C3:6	TT2	B12	B16
0_C3:5	TEA*	J1	H13
0_C3:4	BG*	H1	L1

Table 1-19: DAS 9200 CPU to LA connections (cont.)

LA channel	PPC7X0 signal name	PPC750	PPC740
0_C3:3	TSIZ2	С9	B12
0_C3:2	TBST*	A11	A14
0_C3:1	TT0	C10	B13
0_C2:7	TSIZ1	В9	D10
0_C2:6	TSIZ0	A9	A13
0_C2:5	DBB*	K5	J14
0_C2:4	ABB*	L7	K4
0_C2:3	DRTRY*	H6	G16
0_C2:2	TS*	K7	J13
0_C2:1	AACK*	N3	L2
0_C2:0	ARTRY_ERLY*	L6	J4
1_C2:0	ARTRY_DATA*	L6	J4
1_C2:1	AACK*	N3	L2
1_C2:2	TS*	K7	J13
1_C2:3	DRTRY*	H6	G16
1_C2:4	DBWO*	D1	G4
1_C2:5	GBL*	B1	F1
1_C2:6	TA*	F1	H14
1_C2:7	TT1	D11	A15
1_C3:1	HRESET*	B6	A9
1_C3:2	TT4	F11	C15
1_C3:3	SYSCLK	H9	С9
1_C3:4	DBG*	K1	N1
1_C3:5	BR*	E7	B6
1_C3:6	ARTRY*	L6	J4
1_C3:7	WT	C3	D2

Table 1–20: CPU to Mictor connections for Mictor D pins

Tektronix Mictor D pin number	AMP Mictor D pin number	PPC7X0 signal name	PPC750	PPC740
1	1	NC	NC	NC
2	3	NC	NC	NC
3	5	NC	NC	NC
4	7	DL0	M6	K13

Table 1–20: CPU to Mictor connections for Mictor D pins (cont.)

Tektronix Mictor D pin number	AMP Mictor D pin number	PPC7X0 signal name	PPC750	PPC740
5	9	DL1	P3	K15
6	11	DL2	N4	K16
7	13	DL3	N5	L16
8	15	DL4	R3	L15
9	17	DL5	M7	L13
10	19	DL6	T2	L14
11	21	DL7	N6	M16
12	23	DL8	U2	M15
13	25	DL9	N7	M13
14	27	DL10	P11	N16
15	29	DL11	V13	N15
16	31	DL12	U12	N13
17	33	DL13	P12	N14
18	35	DL14	T13	P16
19	37	DL15	W13	P15
20	38	DL31	W2	R4
21	36	DL30	U3	T3
22	34	DL29	V3	P4
23	32	DL28	R2	T2
24	30	DL27	N1	T1
25	28	DL26	U1	R3
26	26	DL25	V1	N4
27	24	DL24	P1	N3
28	22	DL23	T1	P3
29	20	DL22	V8	T13
30	18	DL21	V12	N12
31	16	DL20	U11	P13
32	14	DL19	T11	N10
33	12	DL18	W8	T14
34	10	DL17	V10	R14
35	8	DL16	U13	R16
36	6	DBB*	K5	J14
37	4	NC	NC	NC
38	2	NC	NC	NC
39	39	GND	NC	NC

Table 1–20: CPU to Mictor connections for Mictor D pins (cont.)

Tektronix Mictor D pin number	AMP Mictor D pin number	PPC7X0 signal name	PPC750	PPC740
40	40	GND	NC	NC
41	41	GND	NC	NC
42	42	GND	NC	NC
43	43	GND	NC	NC

Table 1-21: CPU to LA connections

LA channel	PPC7X0 signal name	PPC750	PPC740
0_D3:7	DL0	M6	K13
0_D3:6	DL1	P3	K15
0_D3:5	DL2	N4	K16
0_D3:4	DL3	N5	L16
0_D3:3	DL4	R3	L15
0_D3:2	DL5	M7	L13
0_D3:1	DL6	T2	L14
0_D3:0	DL7	N6	M16
0_D2:7	DL8	U2	M15
0_D2:6	DL9	N7	M13
0_D2:5	DL10	P11	N16
0_D2:4	DL11	V13	N15
0_D2:3	DL12	U12	N13
0_D2:2	DL13	P12	N14
0_D2:1	DL14	T13	P16
0_D2:0	DL15	W13	P15
0_D0:0	DL31	W2	R4
0_D0:1	DL30	U3	T3
0_D0:2	DL29	V3	P4
0_D0:3	DL28	R2	T2
0_D0:4	DL27	N1	T1
0_D0:5	DL26	U1	R3
0_D0:6	DL25	V1	N4
0_D0:7	DL24	P1	N3
0_D1:0	DL23	T1	P3

Table 1-21: CPU to LA connections (cont.)

LA channel	PPC7X0 signal name	PPC750	PPC740
0_D1:1	DL22	V8	T13
0_D1:2	DL21	V12	N12
0_D1:3	DL20	U11	P13
0_D1:4	DL19	T11	N10
0_D1:5	DL18	W8	T14
0_D1:6	DL17	V10	R14
0_D1:7	DL16	U13	R16
0_CLK:2	DBB*	K5	J14

Table 1–22: TLA 700 CPU to Mictor connections for Mictor E pins

Tektronix Mictor E pin number	AMP Mictor E pin number	PPC7X0 signal name	PPC750	PPC740
1	1	NC	NA	NA
2	3	NC	NA	NA
3	5	NC	NC	NC
4	7	DH0	W12	P14
5	9	DH1	W11	Y16
6	11	DH2	V11	R15
7	13	DH3	Т9	T15
8	15	DH4	W10	R13
9	17	DH5	U9	R12
10	19	DH6	U10	P11
11	21	DH7	M11	N11
12	23	DH8	M9	R11
13	25	DH9	P8	T12
14	27	DH10	W7	T11
15	29	DH11	P9	R10
16	31	DH12	W9	P9
17	33	DH13	R10	N9
18	35	DH14	W6	T10
19	37	DH15	V7	V7
20	38	DH31	R5	T4
21	36	DH30	U4	T5
22	34	DH29	W3	N5

Table 1–22: (cont.)TLA 700 CPU to Mictor connections for Mictor E pins

Tektronix Mictor E pin number	AMP Mictor E pin number	PPC7X0 signal name	PPC750	PPC740
23	32	DH28	V4	R5
24	30	DH27	V5	T6
25	28	DH26	P7	R6
26	26	DH25	W4	N6
27	24	DH24	U5	P6
28	22	DH23	W5	T7
29	20	DH22	U6	R7
30	18	DH21	R7	N7
31	16	DH20	U7	T8
32	14	DH19	T7	R8
33	12	DH18	V9	N8
34	10	DH17	U8	P8
35	8	DH16	V6	T9
36	6	NC	NC	NC
37	4	NC	NC	NC
38	2	NC	NC	NC
39	39	GND	NC	NC
40	40	GND	NC	NC
41	41	GND	NC	NC
42	42	GND	NC	NC
43	43	GND	NC	NC

Table 1-23: DAS 9200 CPU to LA connections

LA channel	PPC7X0 signal name	PPC750	PPC740
1_D3:7	DH0	W12	P14
1_D3:6	DH1	W11	Y16
1_D3:5	DH2	V11	R15
1_D3:4	DH3	Т9	T15
1_D3:3	DH4	W10	R13
1_D3:2	DH5	U9	R12
1_D3:1	DH6	U10	P11
1_D3:0	DH7	M11	N11
1_D2:7	DH8	M9	R11

Table 1-23: DAS 9200 CPU to LA connections (cont.)

LA channel	PPC7X0 signal name	PPC750	PPC740
1_D2:6	DH9	P8	T12
1_D2:5	DH10	W7	T11
1_D2:4	DH11	P9	R10
1_D2:3	DH12	W9	P9
1_D2:2	DH13	R10	N9
1_D2:1	DH14	W6	T10
1_D2:0	DH15	V7	V7
1_D0:0	DH31	R5	T4
1_D0:1	DH30	U4	T5
1_D0:2	DH29	W3	N5
1_D0:3	DH28	V4	R5
1_D0:4	DH27	V5	T6
1_D0:5	DH26	P7	R6
1_D0:6	DH25	W4	N6
1_D0:7	DH24	U5	P6
1_D1:0	DH23	W5	T7
1_D1:1	DH22	U6	R7
1_D1:2	DH21	R7	N7
1_D1:3	DH20	U7	Т8
1_D1:4	DH19	T7	R8
1_D1:5	DH18	V9	N8
1_D1:6	DH17	U8	P8
1_D1:7	DH16	V6	Т9

## **Operating Basics**

## **Setting Up the Support**

This section provides information on how to set up the support. Information covers the following topics:

- Channel group definitions
- Clocking options
- Symbol table files

The information in this section is specific to the operations and functions of the TMS 541 PPC7X0 support on any Tektronix logic analyzer for which the support can be purchased. Information on basic operations describes general tasks and functions.

Before you acquire and display disassemble data, you need to load the support and specify the setups for clocking and triggering as described in the information on basic operations. The support provides default values for each of these setups, but you can change them as needed.

### **Channel Group Definitions**

The software automatically defines channel groups for the support. The channel groups for the PPC7X0 support are Address, Data, Control, Transfer (Tran), Tsiz, and Misc. If you want to know which signal is in which group, refer to the channel assignment tables beginning on page 1–4.

### Clocking

#### **Clocking Options**

The TMS 541 support offers a microprocessor-specific clocking mode for the PPC7X0 microprocessor. This clocking mode is the default selection whenever you load the PPC7X0 support.

Disassembly will not be correct with the Internal or External clocking modes. Information on basic operations describes how to use these clock selections for general purpose analysis.

#### **Custom Clocking**

A special clocking program is loaded to the module every time you load the PPC7X0 support. This special clocking is called Custom.

With Custom clocking, the module logs in signals from multiple channel groups at different times when the signals are valid on the PPC7X0 bus. The module then sends all the logged-in signals to the trigger machine and to the acquisition memory of the module for storage.

In Custom clocking, the module clocking state machine (CSM) generates one master sample for each microprocessor bus cycle, no matter how many clock cycles are contained in the bus cycle.

**TLA 700.** When Custom is selected, the Custom Clocking Options menu will have the sub-title "PPC7X0 Microprocessor Clocking Support" added, and the clocking options will also be displayed.

**Bus timing diagram.** All the data signals D[0–63] are logged in during 'D' strobe and DBG\* and DBWO\* are logged in during 'DBB' strobe. All the address signals A[0–31] and the remaining signals are strobed in during 'A' strobe. See Figure 2–1.

**NOTE**. ABB\* and BG\* logged in by the 'A' strobe are their states during the previous cycle.

An 'M' strobe is done if one or more of the following conditions are met:

TA\* is asserted

TS\* is asserted

ARTRY\* is asserted on the second clock after the assertion of AACK\*

DRTRY\* is asserted OR

TEA\* is asserted




Figure 2–1: PPC750/PPC740 Bus Timing Diagram

## **Symbols**

The TMS 541 support supplies three symbol-table file. The PPC7X0\_Ctrl file replaces specific Control-channel group values with symbolic values when Symbolic is the radix for the channel group.

Symbol tables are generally not for use in timing or PPC7X0\_T support disassembly.

Table 2–1 shows the definitions for name, bit pattern, and meaning of the Control group symbols in file PPC7X0\_Tran.

Table 2-1: PPC7X0\_Tran Control group symbol table definitions

	Control group value		
	TT0 TT1	TT2 TT3	
Symbol		TT4 WT	Description
FETCH	X 1	X 1 X 1	Instruction fetch cycle
DATA_READ	X 1	X 1 X 0	Read cycle
DATA_WRT	X 0	X 1 X X	Write cycle
ADDR_ONLY	ХХ	X 0 X X	Address only cycle
UNKNOWN	ХХ	X X X X	Unknown transfer cycle

Table 2–2 shows the definitions for name, bit pattern, and meaning of the Control group symbols in file PPC7X0\_Tsiz.

Table 2–2: PPC7X0\_Tsiz Control group symbol table definitions

	Control group value	
Symbol	TSIZ0 TSIZ1 TSIZ2 TBST*	Description
BURST	0 1 0 0	Burst transaction
8_BYTE	0 0 0 1	Single beat 8-Byte transaction
1_BYTE	0 0 1 1	Single beat 1-Byte transaction
2_BYTE	0 1 0 1	Single beat 2-Byte transaction
3_BYTE	0 1 1 1	Single beat 3-Byte transaction
4_BYTE	1 0 0 1	Single beat 4-Byte transaction
5_BYTE	1 0 1 1	Single beat 5-Byte transaction
6_BYTE	1 1 0 1	Single beat 6-Byte transaction

Table 2–2: PPC7X0\_Tsiz Control group symbol table definitions (cont.)

	Control group value	
Symbol	TSIZ0 TSIZ1 TSIZ2 TBST*	Description
7_BYTE	1 1 1 1	Single beat 7-Byte transaction
UNKNOWN	x x x x	Unknown tsiz cycle

Table 2–3 shows the definitions for name, bit pattern, and meaning of the Control group symbols in file PPC7X0\_Ctrl.

Table 2–3: PPC7X0\_Ctrl Control group symbol table definitions

	Control group va	alue	
Symbol	TS* DRTRY* BG* AACK* DBG* TA* ARTRY* TEA*	ABB* DBWO* DBB*	Description
ART_P0E	X X O O X X X O	X X X	ARTRY cycle and PPC0's Data Error
ART_P1E	X X X 0	X X X	ARTRY cycle and PPC1's Data Error
ART_DRT	X X X 0 0 X X X	X X X	ARTRY cycle and Data retry
ART_P0D	X X O O	X X X	ARTRY cycle and PPC0's Data
ART_P1D	X X X 0 X X 0 X	X X X	ARTRY cycle and PPC1's Data
P0A_P0E	0 0 0 1 X X X 0	X X X	PPC0 Address and PPC0's Data Error
P0A_P1E	0 0 X 1 X X X 0	X X X	PPC0 Address and PPC1's Data Error
P1A_P0E	0 X 0 1 X X X 0	X X X	PPC1 Address and PPC0's Data Error
P1A_P1E	0 X X 1	X X X	PPC1 Address and PPC1's Data Error
P0A_DRT	0 0 X 1 0 X X X	X X X	PPC0 Address and Data retry
P1A_DRT	0 X X 1 0 X X X	X X X	PPC1 Address and Data retry
P0A_P0D	0 0 0 1 X X 0 X	X X X	PPC0 Address and Data
P0A_P1D	0 0 X 1 X X 0 X	X X X	PPC0 Address and PPC1's Data
P1A_P0D	0 X 0 1 X X 0 X	X X X	PPC1 Address and PPC0's Data
P1A_P1D	0 X X 1	X X X	PPC1 Address and Data
P0_A	0 0 X 1 X X X X	X X X	PPC0 Address cycle
P1_A	0 X X 1	X X X	PPC1 Address cycle
P0_E	X X 0 X X X X 0	X X X	PPC0 Data Error
P1_E	X X X X X X X 0	X X X	PPC1 Data Error
DRT	X X X X 0 X X X	X X X	DRTRY cycle
P0_D	X X O X X X O X	X X X	PPC0 Data cycle

Table 2-3: PPC7X0\_Ctrl Control group symbol table definitions (cont.)

	Control group value		
Symbol	TS* DRTRY* BG* AACK* DBG* TA* ARTRY* TEA*	ABB* DBWO* DBB*	Description
P1_D	X X X X X X X O X	X X X	PPC1 Data cycle
ART	XXXO XXXX	X X X	ARTRY cycle
UNKNOWN	X X X X X X X X	X X X	Unknown cycle

Information on basic operations describes how to use symbolic values for triggering and for displaying other channel groups symbolically, such as for the Address channel group.

## **Acquiring and Viewing Disassembled Data**

This section describes how to acquire data and view it disassembled. Information covers the following topics and tasks:

- Acquiring data
- Viewing disassembled data in various display formats
- Cycle type labels
- Changing the way data is displayed
- Changing disassembled cycles with the mark cycles function

## **Acquiring Data**

Once you load the PPC7X0 support, choose a clocking mode, and specify the trigger, you are ready to acquire and disassemble data.

If you have any problems acquiring data, refer to information on basic operations in your online help or *Appendix A: Error Messages and Disassembly Problems* in the basic operations user manual.

## **Viewing Disassembled Data**

You can view disassembled data in four display formats: Hardware, Software, Control Flow, and Subroutine. The information on basic operations describes how to select the disassembly display formats.

**NOTE**. Selections in the Disassembly property page (the Disassembly Format Definition overlay) must be set correctly for your acquired data to be disassembled correctly. Refer to Changing How Data is Displayed on page 2–11.

The default display format shows the Address, HI\_Data, LO\_Data, Control, Transfer and Tsiz channel group values for each sample of acquired data.

If a channel group is not visible, you must use the Disassembly property page to make the group visible.

The disassembler displays special characters and strings in the instruction mnemonics to indicate significant events. Table 2–4 shows these special characters and strings, and gives a definition of what they represent.

Table 2–4: Description of special characters in the display

Character or string displayed	Description
>> On the TLA 700 m On the DAS 9200	The instruction was manually marked
***	Indicates there is insufficient data available for complete disassembly of the instruction; the number of asterisks indicates the width of the data that is unavailable. Each two asterisks represent one byte.
#	Indicates an immediate value
	In the Address channel group, this indicates that the sequence did not have information that could be disassembled
	In the HI_Data and LO_Data groups, this indicates that the sequence does not contain valid data
	In the LO_Data group, indicates that the bus configuration is 32-Bits
	In the invalidate byte lanes, this indicates a Data Read or Data Write transaction
	Indicates a flushed instruction when only one of the instructions fetched is executed
<hex value=""></hex>	In whole bytes that are not valid, indicates invalidated data; the value for invalidated data is hexcadecimal

#### **Hardware Display Format**

In Hardware display format, the disassembler displays certain cycle type labels in parentheses.

If a single sequence has both an Address/Direct Store Access cycle and a Data cycle, then a combination of cycle type labels described in Tables 2–5, 2–6, and 2–7 is displayed. For example, if Alternate Master Address and Alternate Master Data are acquired in one sample, the disassembler would display the cycle type label ( ALT ADDRS AND ALT DATA ).

Table 2–5: Cycle type labels for Address sequences and definitions

Cycle type	Definition
( PPC_ADDRS )	Address cycle with selected processor mastership
( PPC_ART_ADDRS )	Selected processor Address retried
( ALT_ADDRS )	Alternate master address
( INCOM_ADDRS )	Invalid selected processor Address which cannot associate with any data

Table 2–6: Cycle type labels for Data sequences and definitions

Cycle type label	Definition
(PPC_DATA)	Data cycle with selected processor mastership
(ALT_DATA)	Alternate Master Data
(PPC_DRT_DATA)	Selected Processor data retried
(INCOM_DATA)	Invalid selected processor Data does not associate with it's address.

Table 2–7: Cycle type labels for ARTRY, DRTRY, and Data Error cycles

Cycle type label	Definition	
(DATA_RETRY)	Sequence having DRTRY* assertion	
(PPC_DATA_ERR)	Data error in selected processor data – Assertion of TEA	
(ALT_DATA_ERR)	Data error in Alternate Master Data	
(ARTRY_CYCLE)	Sequence having ARTRY* asserted	
(**BAD CYCLE TYPE**)	Cycle does not carry valid information	

Table 2–8: General cycle type labels definitions

Cycle type label	Definition	
(FLUSH)	An instruction is fetched but not executed, it is labeled as FLUSH	
(FLUSH: PREDICTION FAIL)	An instruction that was fetched based on the prediction bit, but the prediction was incorrect	
(CACHE FILL)	Burst read transfer that occurs after wrap around of the end of the cache line	
( CLEAN BIOCK )	Clean Block transaction	
(FLUSH BIOCK)	Flush Block transaction	
(SYNC)	Address Only transaction due to the execution of Sync instruction	
( KILL BLOCK )	Kill Block transaction	
(EIEIO)	Enforce In-Order Execution of I/O cycle	
(EXT CTR WD WRT)	External Control Word Write transaction	
(EXT CTR WD RD)	External Control Word Read transaction	
(WRT WITH FLUSH)	Write-with-Flush operation issued by the processor	
(WRT WITH KILL)	Write with Kill operation	
( DATA READ )	Single Beat Read or Burst Read operation	

Table 2–8: General cycle type labels definitions (cont.)

Cycle type label	Definition	
(RWITM)	Read-With-Intent-To-Modify transaction	
(WWF-ATOMIC)	Write-With-Flush-Atomic operations issued by the processor	
(READ-ATOMIC)	Read-Atomic operation	
(RWITM-ATOMIC)	Read-With-Intent-To-Modify-Atomic transaction	
(RESERVED)	Reserved Transaction type match any of the defined patterns	

	PPC7XO	PPC7XO	PPC7XO	PPC7XO	
Sample	Address	Hi_Data	Lo_Data	Mnemonics	Timestamp
0	FFF02518			( 7XO ADDRS )	-191.455,500 us
1	FFF02518	60000000	7CA0196E	( DATA READ )	-188.813,000 us
2	000020E8			( 7XO ADDRS )	-188.733,000 us
3	000020E8	7CE0182E		( WRT WITH FLUSH )	-183.410,000 us
4		60000000	60000000	( INCOM DATA )	-183.370,000 us
5	000020E8			( 7XO ADDRS )	-183.330,000 us
6	FFF02520			( 7XO ADDRS )	-182.849,500 us
7	000020E8	60000000		ori r0,r0,#0	-182.809,500 us
8	FFF02520	40820078	38840045	( DATA READ )	-177.387,000 us
9	FFF02528			( 7XO ADDRS )	-177.327,500 us
10	FFF02528	38630004	34C6FFFD	( DATA READ )	-171.944,500 us
11	FFF02530			( 7XO ADDRS )	-171.884,500 us
12	FFF02530	4181FFEO	3C600041	( DATA READ )	-166.503,500 us
13	FFF02510			( 7XO ADDRS )	-166.443,500 us
14	FFF02510	7CA0202E	7CA0196F	( DATA READ )	-161.06 <b>1</b> ,500 us
15	FFF020EC			( 7XO ADDRS )	-161.00 <b>1</b> ,500 us
16	FFF02518			( 7XO ADDRS )	-160.90 <b>1</b> ,500 us
17	FFF020F0		60000041	ori r0,r0,#41	-158.26 <b>1</b> ,000 us
18	000020EC			( 7XO ADDRS )	-158. <b>1</b> 8 <b>1</b> ,000 us
19	FFF02518	7CE0182E	7C072841	( DATA READ )	-152.859,500 us
20	000020EC		60000040	( WRT WITH FLUSH )	-152.819,500 us
21	000020EC			( 7XO ADDRS )	-152.779,500 us
22	FFF02520			( 7XO ADDRS )	-152.299,000 us
23	000020F0		60000040	ori r0,r0,#40	-152.259,000 us
24	FFF02520	40820078	38840044	( DATA READ )	-146.835,500 us
25	FFF02528			( 7XO ADDRS )	-146.775,500 us
26	FFF02528	38630004	34C6FFFC	( DATA READ )	-141.392,500 us
27	FFF02530			( 7XO ADDRS )	-141.332,500 us
28	FFF02530	4181FFE0	3C600040	( DATA READ )	-135.95 <b>1</b> ,000 us
29	FFF02510			( 7XO ADDRS )	-135.89 <b>1</b> ,000 us
30	FFF02510	7CA0202E	7CA0196E	( DATA READ )	-130.508,500 us
21	rernanen			/ 7VO NDDC /	120 440 500 110

Figure 2-2: Example of the hardware display format

#### **Software Display Format**

The Software display format shows only the first fetch of executed instructions. Flushed cycles and extensions are not shown, even though they are part of the executed instruction. Data reads and writes are not displayed.

#### Control Flow Display Format

The Control Flow display format shows only the first fetch of instructions that change the flow of control.

Instructions that generate a change in the flow of control in the PPC7X0 microprocessor are as follows:

b bl sc ba bla rfi

Instructions that might generate a change in the flow of control in the PPC7X0 microprocessor are as follows:

bc bcla bcctr tdi bca bclr bcctrl tw bcl bclrl td twi

The disassembler displays some instructions that cause traps or interrupts, as well as exception vector reads that are taken and "the message" ( \*\*BAD CYCLE TYPE\*\* ). Mnemonics misinterpreted by the disassembler are also displayed.

## Subroutine Display Format

The Subroutine display format shows only the first fetch of subroutine call and return instructions. It will display conditional subroutine calls if they are considered to be taken.

Instructions that generate a subroutine call or a return in the PPC7X0 microprocessor are as follows:

sc rfi

Instructions that might generate a subroutine call or a return in the PPC7X0 microprocessor are as follows:

td tdi tw twi

The disassembler displays some instructions that cause traps or interrupts, as well as exception vector reads that are taken and "the message" ( \*\*BAD CYCLE TYPE\*\* ). Mnemonics misinterpreted by the disassembler are also displayed.

### **Changing How Data is Displayed**

There are common fields and features that allow you to further modify displayed data to suit your needs. You can make common and optional display selections in the Disassembly property page (the Disassembly Format Definition overlay).

You can make selections unique to the PPC7X0 support to do the following tasks:

- Change how data is displayed across all display formats
- Change the interpretation of disassembled cycles

Display exception cycles

#### Optional Display Selections

You can make optional selections for disassembled data. In addition to the common selections (described in the information on basic operations), you can change the displayed data in the following ways:

- Select a bus configuration and the trace PPC7X0 microprocessor
- Select the prefetch byte order
- Select the alternate byte order low and high bounds
- Select the exception byte order
- Specify the exception prefix

The PPC7X0 microprocessor support product has six additional fields: Bus Processor Select, Prefetch Byte Ord, Alt-Byte Ord-Lo Bound, Alt-Byte Ord-Hi Bound, Exception Byte Ord, and Exception Prefix. These fields appear in the area indicated in the basic operations user manual.

**Proc Select.** You can select which PPC7X0 microprocessor to trace: PPC0 or PPC1. The microprocessor from which the BG\* and DBG\* signals are acquired are considered PPC0 and all others are PPC1s.

**Prefetch Byte Order.** You can select the byte ordering for the predominant instruction fetches as Big- or Little-Endian.

**Alt Byte Ord - Lo Bound and Alt Byte Ord - Hi Bound**. You can enter the low and high bounds for the alternate byte ordering range. The default is 00000000.

You should enter alternate values on double-word boundaries. If the value is not on a double-word boundary, the disassembler assumes the value to be the nearest double-word.

If you do not enter a value in the field, the data is acquired and disassembled according to the selection in the Prefetch Byte Ord field.

**NOTE**. The alternate high bound value must be greater than the alternate low bound value or disassembly will be incorrect.

**Exception Byte Order.** You can select the byte ordering for exception processing as Big- or Little-Endian.

**Exception Prefix.** You can enter the prefix value of the exception table as 000 to FFF. The default prefix value is FFF. The exception table must reside in external memory for interrupt and exception cycles to be visible to the disassembler.

**NOTE**. If an address is in the Exception processing region and in the range selected for the alternate byte ordering, the disassembler uses the byte ordering selected for the Exception processing.

#### **Marking Cycles**

The disassembler has a Mark Opcode function that allows you to change the interpretation of a cycle type. Using this function, you can select a cycle and change it.

**TLA 700.** Marks are placed by using the Mark Opcode button. The Mark Opcode button will always be available. If the sample being marked is not an Address cycle or Data cycle of the potential bus master, the Mark Opcode selections will be replaced by a note indicating that "An Opcode Mark cannot be placed at the selected data sample."

When a cycle is marked, the character ">>" is displayed immediately to the left of the Mnemonics column. Cycles can be unmarked by using the "Undo Mark" selection, which will remove the character ">>".

**DAS 9200.** Marks are placed by using the F4: Mark Data function key. The Mark Data function key will always be available. If the cursor is not on an Address cycle or Data cycle of the potential bus master, then no microprocessor cycle marks will be available when the key is pressed.

The list of selections varies depending on the selection in the Bus Processor Select field in the Disassembly property page (Disassembly Format Definition overlay).

Mark selections available on data sequences without an address and data cycle associated with a fetch cycle when the PPC7X0 microprocessor is operating in 64-bit mode are as follows:

Opcode - Opcode
Opcode - Flush
Flush - Opcode
Flush - Flush
Incom\_Data
Undo Mark

Mark selections available on sequences with only an Address cycle are as follows:

```
Incom_Address
Undo Mark
```

Mark selections available on sequences with both data and address cycles (if the data cycle is associated with a fetch cycle) and the PPC7X0 microprocessor is operating in 64-bit mode are as follows:

```
Opcode - Opcode
Opcode - Flush
Flush - Opcode
Flush - Flush
Incom_Data
Incom_Address
Opcode - Opcode Incom_Addrs
Opcode - Flush Incom_Addrs
Flush - Opcode Incom_Addrs
Flush - Flush Incom_Addrs
Incom_Addrs Incom_Data
Undo Mark
```

Mark selections available on sequences with data that is not associated with a Fetch cycle are as follows:

```
Incom_Data
Undo Mark
```

Table 2–9 describes the various combinations of mark selections.

Table 2-9: Mark selections and definitions

Mark selection or combination†	Definition		
Opcode - Opcode	HI_Data and LO_Data are disassembled		
Opcode - Flush	Only HI_Data is disassembled in Big-Endian mode or only LO_Data is disassembled in Little-Endian mode		
Flush - Opcode	Only LO_Data is disassembled in Big-Endian mode or only HI_Data is disassembled in Little-Endian mode		
Flush - Flush	Instructions not disassembled and labeled as ( FLUSH )		
Incom_Addrs	Valid PPC7X0 address is invalidated and labeled as ( Incom_Addrs )		
Opcode - Opcode Incom_Addrs	Use to mark a sequence with PPC7X0 address and data from different transactions; HI_Data and LO_Data are disassembled; the address is invalidated		
Opcode - Flush Incom_Addrs	HI_Data is disassembled only in Big-Endian mode or LO_Data is disassembled only in Little-Endian mode; the address is invalidated		
Flush - Opcode Incom_Addrs	LO_Data is disassembled only in Big-Endian mode or HI_Data is disassembled only in Little-Endian mode; the address is invalidated		
Flush - Flush Incom_Addrs	Instructions not disassembled and labeled as ( FLUSH ); the address is invalidated		

Table 2–9: Mark selections and definitions (cont.)

Mark selection or combination†	Definition
Incom_Addrs Address is invalidated	
Incom_Data	HI_Data and LO_Data are invalidated
Incom_Addrs Incom_Data	Address, HI_Data, and LO_Data are invalidated
Undo Mark	Removes all marks

<sup>†</sup> Mark selections intended to be used on sequences with data are not available for non-instructions.

The Incom\_Addrs mark invalidates the address from being associated with the wrong data. You can use this mark if you determine that the data for the address was not acquired.

The Incom\_Data mark invalidates the data from being associated with the wrong address. You can use this mark if you determine that the address for the data was not acquired.

Information on basic operations contains more details on marking cycles.

## Displaying Exception Labels

The disassembler can display PPC7X0 exception labels. The exception table must reside in external memory for interrupt and exception cycles to be visible to the disassembler.

You can enter the table prefix in the Exception Prefix field. The Exception Prefix field provides the disassembler with the offset address; enter a three-digit hexadecimal value corresponding to the prefix of the exception table.

These fields are located in the Disassembly property page (Disassembly Format Definition overlay).

Table 2–10 lists the PPC7X0 interrupt and exception labels.

Table 2–10: Interrupt and exception labels

Offset	Displayed interrupt or exception name	
0x00000	(RESERVED)	
0x00100	(SYSTEM RESET)	
0x00200	(MACHINE CHECK EXPN)	
0x00300	( DSI EXPN)	
0x00400	(ISI EXPN)	
0x00500	(EXTERNAL INTRPT)	
0x00600	(ALIGNMENT EXPN)	
0x00700	(PROGRAM EXPN)	

Table 2-10: Interrupt and exception labels (cont.)

Offset	Displayed interrupt or exception name		
0x00800	(FLOATING-POINT UNAVLBL EXPN)		
0x00900	( DECREMENTER EXPN )		
0x00A00	(RESERVED)		
0x00B00	(RESERVED)		
0x00C00	(SYSTEM CALL)		
0x00D00	(TRACE EXPN)		
0x00E00	(RESERVED)		
0x00F00	( PERFORMANCE MONITOR EXPN )		
0x01000	(RESERVED)		
0x01100	(RESERVED)		
0x01200	(RESERVED)		
0x01300	(INST ADDRESS BREAKPOINT EXPN)		
0x01400	(SYS MGMT INTERRUPT EXPN)		
0x01500 to 0X16FF	(RESERVED)		
0x01700	(THERMAL MGMT INTRPT)		
0x018FF to 0x02FFF	(RESERVED)		

## **Disassembly Display Options**

Table 2-11: TLA 700 disassembly display options

Description	Option	
Show:	Hardware Software Control Flow Subroutine	Default
Highlight:	Software Control Flow Subroutine None	(Default)
Disasm Across Gaps:	Yes No	(Default)

Table 2–12: DAS 9200 disassembly display options

Description	Option	
Display Mode:	Hardware Software Control Flow Subroutine	Default
Timestamp:	Relative Delta Absolute Off	Default
Highlight:	All Instructions Control Flow Subroutines	Default
Highlight Gaps:	Yes No	(Default)
Disassemble Across Gaps:	Yes No	(Default)

## **Micro Specific Fields**

**Prefetch Byte Ordering.** Byte ordering for the Predominant Instruction Fetches is selected by selecting one of the two available options.

Prefetch Byte Ord: Big Endian (default) Lit Endian

Alternate Byte ordering range is supplied by entering the proper 32 bit Hexadecimal values in the fill-in fields:

Alt Byte Ord – Lo Bound 00000000 (default) Alt Byte Ord – Hi Bound 00000000 (default)

- Hi Bound Value must be greater than Lo Bound Value, otherwise an erroneous display may result.
- Values entered are preferred on Double word boundary if any other value is entered, it defaults to the nearest double word value. If nothing is entered in these fields, then the byte ordering that is selected under Prefetch Byte ordering is assumed for the entire acquisition.
- The range supplied for alternate byte ordering, which is the byte ordering opposite to that selected for Prefetch Byte Ordering, is assumed.

**Exception Byte Ordering.** Byte ordering selected for Exception processing must be selected by selecting one of the two options.

Exception Byte Ord: Big Endian (default)

Lit Endian

**Exception Prefix.** Valid Exception Prefix is selected by the you by selecting one of the following two options depending on the system he has used.

Exception Prefix: FFF (default)

000

If an address happens to be in both Exception processing region of the processor and in the range selected for the alternate byte ordering, then the byte ordering will be assumed for that address.

## Viewing an Example of Disassembled Data

A demonstration system file (or demonstration reference memory) is provided so you can see an example of how your PPC7X0 microprocessor bus cycles and instruction mnemonics look when they are disassembled. Viewing the system file is not a requirement for preparing the module for use and you can view it without connecting the logic analyzer to your SUT.

Information on basic operations describes how to view the file.

## **Specifications**

## **Specifications**

This chapter contains information regarding the specifications of the support.

## **Specification Tables**

Table 3–1 lists the electrical requirements the SUT must produce for the support to acquire correct data.

Table 3-1: Electrical specifications

Characteristics	Requirements
SUT clock rate	
PPC7X0 specified clock rate	Max 83.3 MHz
PPC7X0 tested clock rate	Max 66 MHz
Minimum setup time required	
TLA 700	2.5 ns
DAS 9200	5 ns
Minimum hold time required	
TLA 700	0 ns
DAS 9200	0 ns

# Replaceable Parts List

## Replaceable Parts

This section contains a list of the replaceable parts for the TMS 541 PPC7X0 microprocessor support product.

## **Parts Ordering Information**

Replacement parts are available through your local Tektronix field office or representative.

Changes to Tektronix products are sometimes made to accommodate improved components as they become available and to give you the benefit of the latest improvements. Therefore, when ordering parts, it is important to include the following information in your order.

- Part number
- Instrument type or model number
- Instrument serial number
- Instrument modification number, if applicable

If you order a part that has been replaced with a different or improved part, your local Tektronix field office or representative will contact you concerning any change in part number.

#### **Abbreviations**

Abbreviations conform to American National Standard ANSI Y1.1–1972.

## Mfr. Code to Manufacturer Cross Index

The table titled Manufacturers Cross Index shows codes, names, and addresses of manufacturers or vendors of components listed in the parts list.

#### Manufacturers cross index

Mfr. code	Manufacturer	Address	City, state, zip code	
80009	TEKTRONIX INC	14150 SW KARL BRAUN DR PO BOX 500	BEAVERTON, OR 97077-0001	

#### Replaceable parts list

Fig. & index number	Tektronix part number	Serial no. effective	Serial no. discont'd	Qty	Name & description	Mfr. code	Mfr. part number
					STANDARD ACCESSORIES		
	071-0179-01			1	MANUAL,TECH INSTRUC- TIONS,PPC750/740;TMS541	80009	071-0179-01
					OPTIONAL ACCESSORIES		
	070–9802–00			1	MANUAL,TECH USER, BASIC OPERATIONS OF MICROPROCESSOR SUPPORT ON DAS OR TLA 500, LOGIC ANALYZER	80009	070–9802–00
	070–9775–02			1	MANUAL, TECH USER, BASIC OPERATIONS OF MICROPROCESSOR SUPPORT ON TLA 700, LOGIC ANALYZER	80009	070-9775-02

## **Index**

## **Index**

A	combined labels, 2–8 Data, 2–9
about this manual set, ix	Data Error, 2–9
acquiring data, 2–7	DRTRY, 2–9
Address group, channel assignments, 1–4, 1–5 Address Pipelining, 1–3	general, 2–9
address pipelining, 1–3	
Alt Byte Ord - Hi Bound field, 2–12	D
Alt Byte Ord - I'll Bound field, 2–12 Alt Byte Ord - Lo Bound field, 2–12	_
Alternate bus master, 1–3	data
application, logic analyzer configuration, 1–1	acquiring, 2–7
application, logic analyzer configuration, 1–1	disassembly formats
	Control Flow, 2–10
В	Hardware, 2–8
	Software, 2–10
basic operations, where to find information, ix	Subroutine, 2–11
Big-Endian byte order, 2–12	data cache, 1–2
bus cycles	data display, changing, 2–11
ARTRY, DRTRY, and Data Error, 2–9	Data group, channel assignments, 1–6, 1–7, 1–9, 1–10
Data cycle types, 2–9	DataSize group, channel assignments, 1–12, 1–13
displayed cycle types, 2–8	definitions
displayed general cycle types, 2–9	disassembler, ix
	HI module, x
0	information on basic operations, ix
C	LO module, x
-h1	logic analyzer, x
channel assignments	module, x
Address group, 1–4, 1–5	P54C, ix
clocks, 1–14	SUT, ix
Control group, 1–11	XXX, ix
Data group, 1–6, 1–7, 1–9, 1–10	demonstration file, 2–18
DataSize group, 1–12, 1–13	disassembled data
Misc group, 1–13	ARTRY, DRTRY, and Data Error cycle types, 2-9
channel groups, 2–1	cycle type definitions, 2–8
visibility, 2–7	Data cycle types, 2–9
clock channel assignments, 1–14	general cycle type definitions, 2–9
clock rate, 1–2	viewing, 2–7
SUT, 3–1	viewing an example, 2–18
clocking, Custom, 2–1	disassembler
how data is acquired, 2–2	definition, ix
connections, CPU to Mictor, 1–15	logic analyzer configuration, 1–1
contacting Tektronix, x	setup, 2–1
Control Flow display format, 2–10	Disassembly Format Definition overlay, 2–12
Control group	Disassembly property page, 2–12
channel assignments, 1–11	display formats
symbol table, 2–4, 2–5	Control Flow, 2–10
CPU to Mictor connections, 1–15	Hardware, 2–8
Custom clocking, 2–1	Software, 2–10
how data is acquired, 2–2	special characters, 2–7
cycle types, 2–8	Subroutine, 2–11
ARTRY, 2–9	

E	Mark Opcode function, 2–13
	marking cycles, definition of, 2–13
electrical specifications, 3–1	Micro Specific Fields
clock rate, 3–1	Exception Byte Ordering, 2–18
Exception Byte Ord field, 2–12	Exception Prefix, 2–18
Exception Byte Ordering, 2–18	Prefetch Byte Ordering, 2–17
exception labels, 2–15	Microprocessor, 1–3
Exception Prefix, 2–18	microprocessor, specific clocking and how data is
Exception Prefix field, 2–13	acquired, 2–2
Extra Acquisition Channels, 1–3	Mictor to CPU connections, 1–15
	Misc group, channel assignments, 1–13
_	module, definition, x
F	MTIF probes, 1–3
functionality not supported, 1–3	
interrupt signals, 1–3	n
interrupt signals, 1–3	Р
	P54C, definition, ix
H	pipelining address, 1–3
	Prefetch Byte Ord field, 2–12
Hardware display format, 2–8	Prefetch Byte Ordering, 2–17
ARTRY, DRTRY, and Data Error cycle types, 2–9	Trefeten Byte Graering, 2 17
cycle type definitions, 2–8	
Data cycle types, 2–9	R
general cycle type definitions, 2–9	
HI module, definition, x	reference memory, 2–18
hold time, minimum, 3–1	Reset, SUT hardware, 1–1
	restrictions, 1–1
I	
1	S
Instruction Cache, 1–2	3
interrupt signals, functionality not supported, 1–3	set up time, minimum, 3–1
Transfer and the second	setups
	disassembler, 2–1
L	support, 2–1
	signals, active low sign, x
L2 Cache, 1–3	Software display format, 2–10
Little-Endian byte order, 2–12	special characters displayed, 2–7
LO module, definition, x	specifications
logic analyzer	channel assignments, 1–4
configuration for disassembler, 1–1	electrical, 3–1
configuration for the application, 1–1	Subroutine display format, 2–11
with a DAS 9200 series, 1–1	support, setup, 2–1
with a TLA 700 series, 1–1	support setup, 2–1
definition, x	SUT, definition, ix
software compatibility, 1–1	SUT hardware Reset, 1–1
	symbol table, Control channel group, 2–4, 2–5
N/I	system file, demonstration, 2–18
M	system file, demonstration, 2–10
manual	<b>T</b>
conventions, ix	Т
how to use the set, ix	The second of th
Mark Cycle function 2 13	Tektronix, how to contact, x

Mark Cycle function, 2–13

terminology, ix Timing Display Format, 1–2 Timing Violation, 1–2



viewing disassembled data, 2-7



XXX, definition, ix ARTRY, DRTRY, and Data Error, 2–9