

1024 BIT BIPOLAR TTL

PROGRAMMABLE READ ONLY MEMORY


Description

The μPB403C, μPB403D, μPB423C and μPB423D are high speed, electrically programmable, fully decoded 1024 bit TTL read only memories. On-chip address decoding, two chip select inputs and open-collector/three-state outputs allow easy expansion of memory capacity. The μPB403C, μPB403D, μPB423C and μPB423D are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

Features

- 256 WORDS x 4 BITS organization (Fully decoded)
- TTL Interface
- Fast read access time : 35 ns MAX. (μPB403-2, μPB423-2)
- Medium power consumption : 400mW TYP.
- Two chip select inputs for memory expansion
- Open-Collector outputs (μPB403C, μPB403D)/Three-state outputs (μPB423C, μPB423D)
- Cerdip 16-Lead Dual In-Line Package (μPB403D, μPB423D)
- Plastic 16-Lead Dual In-Line Package (μPB403C, μPB423C)
- Fast Programming time : 200 μs/bit TYP.
- Replaceable with : Signetics' 82S 126/129; Harris' HM7610/7611 and equivalent devices (as a ROM)

Connection Diagram (Top View)



Pin names

A₀-A₇ : Address Inputs
 O₁-O₄ : Data Outputs
 CS₁, CS₂: Chip Select Inputs
 V_{CC}= Power Supply (+5V)
 GND=Ground

Operation


1. Programming

A logic one can be permanently programmed into a selected bit location by using special equipment (programmer). First, the desired word is selected by the eight address inputs in TTL levels. Either or both of the two chip select inputs should be at a logic one (high). Secondly, a train of high current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then is stopped.

2. Reading

To read the memory, both of the two chip select inputs should be held at logic zero (low). The outputs then correspond to the data programmed in the selected words. When either or both of the two chip select inputs are at logic one (high), all the outputs will be high (floating).

Connection Diagram (Top View)



ABSOLUTE MAXIMUM RATINGS

| | | | |
|-----------------------|------------------|--------------|----|
| Supply Voltage | V _{CC} | -0.5 to +7.0 | V |
| Input Voltage | V _I | -0.5 to +5.5 | V |
| Output Voltage | V _O | -0.5 to +5.5 | V |
| Output Current | I _O | 50 | mA |
| Operating Temperature | T _{opt} | -25 to +75 | °C |
| Storage Temperature | | | |
| Cerdip Package | T _{stg} | -65 to +150 | °C |
| Plastic Package | T _{stg} | -55 to +125 | °C |

D.C. CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_a = 0 to 75 °C)

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT | TEST CONDITION |
|------------------------------|--------------------|------|------|------|------|--|
| Input High Voltage | V _{IH} | 2.0 | | | V | |
| Input Low Voltage | V _{IL} | | | 0.85 | V | |
| Input High Current | I _{IH} | | | 40 | μA | V _I =5.5 V V _{CC} =5.5 V |
| Input Low Current | -I _{IL} | | | 0.25 | mA | V _I =0.4 V V _{CC} =5.5 V |
| Output Low Voltage | V _{OL} | | | 0.45 | V | I _O =16 mA V _{CC} =4.5 V |
| Output Leakage Current | I _{OFF1} | | | 40 | μA | V _O =5.5 V V _{CC} =5.5 V |
| Output Leakage Current | -I _{OFF2} | | | 40 | μA | V _O =0.4 V V _{CC} =5.5 V |
| Input Clamp Voltage | -V _{IC} | | | 1.2 | V | I _I =-18 mA V _{CC} =4.5 V |
| Power Supply Current | I _{CC} | | 80 | 130 | mA | All Inputs Grounded, V _{CC} =5.5 V |
| Output High Voltage | V _{OH} | 2.4 | | | V | I _O =-2.4 mA V _{CC} =4.5 V |
| Output Short Circuit Current | -I _{SC} | 15 | | 60 | mA | V _O =0 V |

* Note: Applicable to μPB423C and μPB423D.

CAPACITANCE (V_{CC} = 5 V, f = 1 MHz, T_a = 25 °C)

| CHARACTERISTIC | SYMBOL | MIN. | MAX. | UNIT | TEST CONDITION |
|--------------------|------------------|------|------|------|--------------------------|
| Input Capacitance | C _{IN} | | 8 | pF | V _{IN} = 2.5 V |
| Output Capacitance | C _{OUT} | | 10 | pF | V _{OUT} = 2.5 V |

A.C. CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_a = 0 to 75 °C)

| CHARACTERISTIC | SYMBOL | μPB403C-2, μPB423C-2 μPB403D-2, μPB423D-2 | | μPB403C-1, μPB423C-1 μPB403D-1, μPB423D-1 | | μPB403C, μPB423C μPB403D, μPB423D | | UNIT |
|--------------------------|------------------|--|------|--|------|--------------------------------------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Address Access Time | t _{AA} | | 35 | | 45 | | 60 | ns |
| Chip Select Access Time | t _{ACS} | | 25 | | 30 | | 35 | ns |
| Chip Select Disable Time | t _{DCS} | | 25 | | 30 | | 35 | ns |

Note 1. Output Load: See Fig. 1.

Note 2. Input Waveform: 0.0 V for low level and 3.0 V for high level, less than 10 ns for both rise and fall times.

Note 3. Measurement References: 1.5 V for both inputs and outputs.

Note 4. C_L in Fig. 1 includes jig and probe stray capacitances.




Fig. 1


PROGRAMMING SPECIFICATION

It is imperative that this specification be rigorously observed in order to correctly program the μPB403C, μPB403D, μPB423C and μPB423D. NEC will not accept responsibility for any device found to be defective if it were not programmed according to this specification.

| CHARACTERISTIC | LIMIT | UNIT | NOTES |
|---|---------------|------|------------------------|
| Ambient Temperature | 25 ±5 | °C | |
| Programming Pulse | | | |
| Amplitude | 200 ±5 % | mA | 15 V point/150 Ω load. |
| Clamp Voltage | 28 +0 % -2 % | V | |
| Ramp Rate (Both in Rise and in Fall) | 70 MAX. | V/μs | |
| Pulse Width | 7.5 ±5 % | μs | |
| Duty Cycle | 70 % MIN. | | |
| Sense Current | | | |
| Amplitude | 20 ±0.5 | mA | 15 V point/150 Ω load. |
| Clamp Voltage | 28 +0 % -2 % | V | |
| Ramp Rate | 70 MAX. | V/μs | |
| Sense Current Interruption before and after address change | 10 MIN. | μs | |
| Programming VCC | 5.0 +5 % -0 % | V | |
| Maximum Sensed Voltage* for programmed "1" | 7.0 ±0.1 | V | |
| Delay from trailing edge of programming pulse before sensing output voltage | 0.7 MIN. | μs | |

* A bit is judged to be programmed when two successive sense readings 10 μs apart with no intervening programming pulse, pass the limit. When this condition has been met, four additional pulses are applied and the pulse train, then the sense current is terminated.


Fig. 2 Typical Output Voltage Waveform.



Package Dimensions

16PIN Plastic DIP (300 mil)

| Item | Millimeters |
|------|------------------------------|
| A | 20.32 max |
| B | 1.27 max |
| C | 2.54 [TP] |
| D | .50 ± .10 |
| E | 17.78 |
| F | 1.2 min |
| G | 3.5 ± .03 |
| H | .51 min |
| I | 4.31 max |
| J | 5.08 max |
| K | 7.62 [TP] |
| L | 6.4 |
| M | .25 ^{+ .10} -.05 |
| N | 1.0 min |



16PIN Cerdip DIP (300 mil)

| ITEM | MILLIMETERS |
|------|-----------------------|
| A | 20.32 MAX. |
| B | 1.27 MAX. |
| C | 2.54 (T.P.) |
| D | 0.46 ^{+0.05} |
| F | 1.42 MIN. |
| G | 3.5 ^{+0.3} |
| H | 0.51 MIN. |
| I | 3.70 |
| J | 5.08 MAX. |
| K | 7.62 (T.P.) |
| L | 6.75 |
| M | 0.25 ^{+0.05} |
| N | 0.25 |
| P | 0.89 MIN. |

