

# SILICON GENERAL

LINEAR INTEGRATED CIRCUITS

VOLTAGE REGULATORS

OPERATIONAL AMPLIFIERS

INTERFACE CIRCUITS

TRANSISTOR ARRAYS

OTHER CIRCUITS



local-5711544

PRODUCT CATALOG  
1978

## INTRODUCTION

Silicon General is the only semiconductor manufacturer committed totally to one discipline — linear IC's. Our entire organization is dedicated to this one area of specialization and has been since inception in 1969. During this time we have assembled one of the industry's broadest product lines. Most industry-standard linears are available from stock through our worldwide distributor network, and we have achieved an excellent reputation as an alternate source for all types of industrial, military and Hi-Rel requirements.

Silicon General has also made significant innovative contributions, particularly in the design of new proprietary voltage regulating and power control devices. The SG1524/2524/3524 Regulating Pulse Width Modulator has rapidly captured the attention of power supply designers who have utilized this device to achieve much greater efficiency and lower costs in switching supplies. Silicon General will soon introduce other new, highly advanced and original power control devices and we will continue to provide an alternate source for significant new linear devices.

This new catalog provides all the essential information you need to specify Silicon General devices. Please note that these devices are available in chip form and in a wide range of standard packages. All devices are manufactured to the strict requirements of MIL-STD-883, Level B and a complete range of screening and testing capabilities to higher levels is available.

For additional information, please contact our local representative or distributor in your area, or one of our factory applications engineers will be glad to assist you.

# PRODUCT SELECTOR GUIDE

<b>REGULATORS</b>		<b>High Voltage, Compensated</b>	<b>Page No.</b>	<b>Memory Drivers</b>	<b>Page No.</b>
<b>Positive Adjustable</b>	<b>Page No.</b>	1536/1436/1436C	52	55325/75325	
100/200/300	10	<b>Dual Compensated</b>		<b>High Current Output Drivers</b>	60
105/205/305/305A	10	747/747C	49	1627/3627	
117/217/317	13	1558/1458	49	<b>Switch Drivers</b>	62
723/723C	19	<b>High Performance</b>		1629/3629	
1532/2532/3532	27	1556/1456/1456C	52	<b>TRANSISTOR ARRAYS</b>	
<b>Negative Adjustable</b>		108/208/308	46	<b>Transistor Arrays</b>	
104/204/304	11	108A/208A/308A	46	2001/2002/2003	69
1511/3511	22	1118/2118/3118	46	3018/3018A	70
<b>Dual Tracking</b>		1118A/2118A/3118A	46	3045/3046/3146	70
1501A/2501A/3501A	20	<b>Micropower/Programmable</b>		3081/3082	71
1568/1468	31	1250/2250/3250	51	3083/3183/3183A	72
4194/4194C	32	4250/4250C	51	3086	70
4501	20	<b>Voltage Followers</b>		3821/3822/3823	70
<b>Dual Tracking Adjustable</b>		102/202/302	44	3851/3852/3853	73
1502/2502/3502	21	110/210/310	44	<b>OTHER CIRCUITS</b>	
<b>Positive Fixed Voltage</b>		<b>High Slew Rate</b>		<b>Wideband Amplifiers</b>	<b>Page No.</b>
109/209/309	12	741S/7415C	48	733/733C	77
123/223/323	18	<b>Quad</b>		1401/2401/3401	78
7805/7805C (140/340-05)	33	124/224/324	47	1402/2402/3402	79
7806/7806C (140/340-06)	33	<b>INTERFACE CIRCUITS</b>		3001	82
7808/7808C (140/340-08)	33	<b>Sense Amplifiers</b>	<b>Page No.</b>	<b>Multipliers</b>	80
7812/7812C (140/340-12)	33	5520*/7520	64	1595/1495	
7815/7815C (140/340-15)	33	5521*/7521	64	<b>Modulators</b>	81
7818/7818C (140/340-18)	33	5522*/7522	64	1596/1496	
7824/7824C (140/340-24)	33	5523*/7523	64	<b>Zero Voltage Switches</b>	83
7805A/7805AC	36	5524*/7524	64	3058/3059/3079	
7806A/7806AC	36	5525*/7525	64	<b>Timers</b>	
7808A/7808AC	36	5527*/7527	64	555/555C	75
7812A/7812AC	36	5528*/7528	64	556/556C	76
7815A/7815AC	36	5529*/7529	64	<b>APPLICATIONS NOTES</b>	
7818A/7818AC	36	5534*/7534	64	<b>Applications Notes</b>	<b>Page No.</b>
7824A/7824AC	36	5535*/7535	64	SG117 Voltage Regulator	14
<b>Negative Fixed Voltage</b>		5538*/7538	64	SG1401 Video Amplifier	85
120/220/320-05	15	5539*/7539	64	SG1402 Wideband Amplifier/ Multiplier	87
120/220/320-5.2	15	<b>Line Driver</b>		SG1501A Dual Tracking Regulator	91
120/220/320-08	15	1488	58	SG1524 Regulating Pulse Width Modulator	95
120/220/320-12	15	<b>Line Receivers</b>		<b>OTHER INFORMATION</b>	
120/220/320-15	15	1489/1489A	59	<b>Other Information</b>	
7905/7905C	39	55154/75154	66	Ordering Information	3
7905.2/7905.2C	39	<b>Bus Transceivers</b>		Product Quality Assurance	6
7908/7908C	39	55138/75138	65	Cross Reference Guide	4
7912/7912C	39	<b>Comparators</b>		Package Outlines	110
7915/7915C	39	111/211/311	55	Package Cross Reference Guide	112
<b>Regulating Pulse Width Modulators</b>		710/710C	57	Distributors	113
1524/2524/3524	23	711/711C	57	Representatives	114
<b>OPERATIONAL AMPLIFIERS</b>		<b>Quad Comparators</b>		<b>*Contact factory for data.</b>	
<b>General Purpose, Compensated</b>		139/239/339	56	<b>Data subject to change without notice.</b>	
107/207/307	45	139A/239A/339A	56	tice.	
741/741C	45	3302	56		
1760	53	<b>Dual Peripheral Drivers</b>			
1217/3217	45	55450B/75450B	67		
<b>General Purpose, Uncompensated</b>	<b>Page No.</b>	55451B/75451B	*		
101/201	43	55452B/75452B	*		
101A/201A/301A	43	55453B/75453B	*		
748/748C	50	55454B/75454B	*		
777/777C	50	55460/75460	67		
1660	53	55461/75461	*		
		55462/75462	*		
		55463/75463	*		
		55464/75464	*		

**New Product**  
SG1543/2543/3543.  
Power Supply Output Supervisory Circuit.  
Refer to page 116.

SG1503/2503/3503.  
Precision 2.5 Volt.  
Refer to page 119.

# ORDERING INFORMATION

Inquiries may be directed to the nearest distributor, representative or the factory. Headquarters' offices are located at 11651 Monarch Street, Garden Grove, California 92641. Telephone: (714) 892-5531, TWX: 910-596-1804. Telex: 69-2411.

**MIL-STD-883 Program** — Parts tested and processed to 883 Level A, B or C are marked with the appropriate level immediately after the part no., i.e., SG101AT/883A, SG101AT/883B, SG101AT/883C.

**Integrated Circuit Marking and Product Code Explanation** — Where Silicon General is second-sourcing an existing device, the

company will use the number assigned by the company which introduced the circuit, adding only an SG prefix.

Part number may include suffix letter "A" indicating an improved electrical specification (SG101AT). Suffix letter "C" indicates Commercial temperature range (SG741CT).

**Federal Supply Code Number** — Silicon General's Federal Manufacturer's Supply Code Number is 34333.

**WHEN ORDERING STANDARD PRODUCT**

Specify:

- Generic part number (Includes designation for both electrical grade and temperature range)
- Package type (see Table A, below)

Example:

SG	1524	J	
(1)	(2)	(3)	

(1) = Silicon General manufacture  
 (2) = Generic part type  
 (3) = Ceramic dual-in-line package

**WHEN ORDERING MIL-STD-883 SCREENED PRODUCT**

Specify:

- Generic part number (prime electrical and -55°C to +125°C temperature range is standard)
- Package type (see Table A below)
- Class of 883 screening

Example:

SG	1524	J	/	883	B
(1)	(2)	(3)		(4)	(5)

(1) = Silicon General manufacture  
 (2) = Generic part type  
 (3) = Ceramic dual-in-line package  
 (4) = Full screening to MIL-STD-883A  
 (5) = Class B screening level

**WHEN ORDERING CHIPS**

Refer to appropriate technical data sheet for schematic diagrams, electrical characteristics and other data. Order by SG type numbers. All chips are 100% electrically tested @25°C to minimum specifications on all key parameters. All chip lots are visually inspected per MIL-STD-883, Method 2010, Condition B minimum. Unless otherwise requested, visual characteristics are guaranteed to a 10% LTPD.

All chip lots contain units which will meet both 0°C to +70°C and -55°C to +125°C temperature ranges. Chips can be guaranteed to military temperature range (-55°C to +125°C specifications) upon special request. Chips can also be guaranteed to meet special parameter limits. Consult factory for details.

All chips are available with gold backing. Please specify at time of order if back metalization is required. Electrically tested, inked wafers (scribed and unscribed) are also available (20% LTPD).

Chips are shipped in 100-unit trays. Minimum order: \$250.00 for standard device. Contact factory for additional pricing and delivery.

**TABLE B**

Lead Finish Description	38510 Designator
Hot Solder Dip	A
Acid Tin Plate	B
Gold Plate	C

**TABLE A**

Package Description	Silicon General Package Designation*	MIL-M-38510 Package Designation	Package Description	Silicon General Package Designation	MIL-M-38510 Package Designation
2 Pin Metal Can TO-3	K	Y	16 Pin 1/4" x 7/8" Plastic Dip	N	—
2 Pin Metal Can TO-66	R	—	8 Pin 1/4" x 3/8" Ceramic Minidip	Y	—
3 Pin Metal Can TO-5 or TO-39	T	X	14 Pin 1/4" x 3/4" Ceramic Dip	J	C
3 Pin 3/8" x 3/8" Plastic TO-220	P	—	16 Pin 1/4" x 7/8" Ceramic Dip	J	E
8 Pin Metal Can TO-99	T	G	14 Pin 1/4" x 3/4" Metal/Glass Dip	D	C
9 Pin Metal Can TO-66	R	—	16 Pin 1/4" x 3/4" Metal/Glass Dip	D	E
10 Pin Metal Can TO-100 & TO-96	T	I	10 Pin 1/4" x 1/4" Metal Flat Pack	F	H
12 Pin Metal Can TO-101	T	—	14 Pin 1/4" x 1/4" Metal Flat Pack	F	A
8 Pin 1/4" x 3/8" Plastic Minidip	M	—	16 Pin 1/4" x 3/8" Metal Flat Pack	F	F
14 Pin 1/4" x 3/4" Plastic Dip	N	—			

\*See page 113 for details of package outlines.



# CROSS REFERENCE

## PACKAGE SUFFIXES

Package	Silicon General		Texas Instruments		Fairchild		Motorola		RCA		Raytheon		Siemens	
	T	H	H	L	G	T	T	T	T	T	T	T	T	T
3, 8, 10 Pin Metal Can	T	H	H	L	G	T	T	T	T	T	T	T	T	T
8 Pin Plastic DIL	M	N	T	P	P	I	E	N	V					
14, 16 Pin Plastic DIL	N	N	P	N	P	E	CH	DB	N					
14, 16 Pin Ceramic DIL	J	J	D	J	L	F	DC	DD	F					
3 Pin TO-3 Power	K	K	K	-	K	-	LK	DA						
8 Pin Ceramic DIL	Y	-	-	-	U	-	-	I						
3 Pin TO-220 Plastic	P	T	U	K	T	-	Y	-						
3, 9 Pin TO-66 Power	R	-	J	-	R	-	TK	DF						

See page 112 for addition of package information

## RAYTHEON

Raytheon	SG Direct Replacement	Raytheon	SG Direct Replacement	Raytheon	SG Direct Replacement	Raytheon	SG Direct Replacement
RM101D	SG101D	RC105T	SG305T	RC723D	SG723CD	RC1458T	SG1458T
RM101Q	SG101F	RC105AT	SG305AT	RM723T	SG723T	RC1488D	SG1488J
RM101T	SG101T	RC107D	SG307D	RC723T	SG723CT	RC1489D	SG1489J
RM101AD	SG101AD	RC107Q	SG307F	RC723DP	SG723CN	RC1489AJ	SG1489AJ
RM101AQ	SG101AF	RC107DN	SG307M	RM733D	SG733D	RC1556T	SG1456AT
RM101AT	SG101AT	RC107DP	SG307N	RC733D	SG733CD	RC1556T	SG1456T
RM105Q	SG105F	RC107T	SG307T	RM733T	SG733T	RM1556AT	SG1556AT
RM105T	SG105T	RC108D	SG308D	RC733T	SG733CT	RM1556T	SG1556T
RM107D	SG107D	RC108Q	SG308F	RC733DP	SG733CN	RC1558T	SG1558T
RM107Q	SG107F	RC108T	SG308T	RM741D	SG741D	RM4194L	SG4194J
RM107T	SG107T	RC108AD	SG308AD	RC741D	SG741CD	RC4194L	SG4194CJ
RM108D	SG108D	RC108AT	SG308AT	RM741Q	SG741F	RM4194TK	SG4194R
RM108Q	SG108F	RC109H	SG309T	RC741Q	SG741CF	RC4194TK	SG4194CR
RM108T	SG108T	RC109L	SG309K	RM741T	SG741T	RC7520M	SG7520J
RM108AD	SG108AD	RM555T	SG555T	RC741T	SG741CT	RC7520MP	SG7520N
RM108AQ	SG108AF	RC555T	SG555CT	RC741DN	SG741CM	RC7521M	SG7521J
RM108AT	SG108AT	RC555N	SG555CM	RC741DP	SG741CN	RC7521MP	SG7521N
RM109H	SG109T	RM710T	SG710T	RM747D	SG747D	RC7522M	SG7522J
RM109L	SG109K	RM710AT	SG710AT	RM747T	SG747T	RC7522MP	SG7522N
RM101T	SG301T	RC710T	SG710CT	RC747DF	SG747CD	RC7523M	SG7523J
RC101AD	SG301AD	RC710DP	SG710CN	RC747T	SG747CT	RC7523MP	SG7523N
RC101AQ	SG301AF	RM711T	SG711T	RM748T	SG748T	RC7524M	SG7524J
RC101DN	SG301AN	RC711T	SG711CT	RC748T	SG748CT	RC7524MP	SG7524N
RC101AT	SG301AT	RC711DP	SG711CN	RC748DP	SG748N	RC7525M	SG7525J
RC105DP	SG305N	RM723D	SG723D	RC1458N	SG1458M	RC7525MP	SG7525N

## FAIRCHILD

Fairchild	SG Direct Replacement	Fairchild	SG Direct Replacement	Fairchild	SG Direct Replacement
710F	SG710F	747DC	SG747CD	7815HM	SG7815T
710H	SG710T	747AHM	SG747AT	7815HC	SG7815CT
710HC	SG710CT	747ADM	SG747AJ	7815KM	SG7815K
710D	SG710D	747EHC	SG747ET	7815KC	SG7815CK
710DC	SG710CD	747EDC	SG747EJ	7818HM	SG7818T
711F	SG711F	748F	SG748F	7818HC	SG7818CT
711H	SG711T	748H	SG748H	7818KM	SG7818K
711D	SG711D	748HC	SG748CT	7818KC	SG7818CK
711DC	SG711CD	748D	SG748D	7824HM	SG7824T
723H	SG723T	748DC	SG748CD	7824HC	SG7824CT
723HC	SG723CT	776H	SG1250T*	7824KM	SG7824K
723D	SG723D	776HC	SG3250T*	7824KC	SG7824CK
723DC	SG723CD	777H	SG777T	9665D	SG2001J
733F	SG733F	777HC	SG777CT	9666D	SG2002J
733H	SG733T	777CT	SG777CM	9667D	SG2003J
733HC	SG733CT	7805HM	SG7805T	78M05HM	SG7805T*
733D	SG733D	7805HC	SG7805CT	78M06HM	SG7806T*
733DC	SG733CD	7805KM	SG7805K	78M08HM	SG7808T*
741F	SG741F	7805KC	SG7805CK	78M12HM	SG7812T*
741H	SG741T	7806HM	SG7806T	78M15HM	SG7815T*
741HC	SG741CT	7806HC	SG7806CT	78M24HM	SG7824T*
741D	SG741D	7806KM	SG7806K	78M05HC	SG7805CT*
741DC	SG741CD	7806KC	SG7806CK	78M06HC	SG7806CT*
741CT	SG741CM	7808HM	SG7808T	78M08HC	SG7808CT*
741AHM	SG741AT	7808HC	SG7808CT	78M12HC	SG7812CT*
741ADM	SG741AJ	7808KM	SG7808K	78M15HC	SG7815CT*
741EHC	SG741EJ	7808KC	SG7808CK	78M24HC	SG7824CT*
741EDC	SG741EJ	7812HM	SG7812T	75450AN	SG75450BN
747H	SG747T	7812HC	SG7812CT	75450AJ	SG75450BJ
747HC	SG747CT	7812KM	SG7812K	75460AJ	SG75460BJ
747D	SG747D	7812KC	SG7812CK	75460AN	SG75460BN

\*Similar, not identical

## MOTOROLA

Motorola	SG Direct Replacement	Motorola	SG Direct Replacement	Motorola	SG Direct Replacement
MC1436G	SG1436T	MC1711CF	SG711CF	MC7806CG	SG7806CT
MC1436CG	SG1436CT	MC1711CG	SG711CT	MC7806K	SG7806K
MC1455CG	SG555CT	MC1711CL	SG711CL	MC7806CK	SG7806CK
MC1455CP 1	SG555CM	MC1711F	DG711F	MC7808G	SG7808T
MC1456CG	SG1456CT	MC1711G	SG711T	MC7808CG	SG7808CT
MC1456G	SG1456T	MC1711L	SG711D	MC7808K	SG7808K
MC1458P 1	SG1458M	MC1723CG	SG723CT	MC7808CK	SG7808CK
MC1458G	SG1458T	MC1723G	SG723T	MC7812G	SG7812T
MC1468G	SG1468T	MC1723CL	SG723CD	MC7812CG	SG7812CT
MC1468L	SG1468J	MC1723L	SG723D	MC7812K	SG7812K
MC1468P	SG1468N	MC1741CF	SG741CF	MC7812CK	SG7812CK
MC1488L	SG1488J	MC1741CG	SG741CT	MC7815G	SG7815CT
MC1489L	SG1489J	MC1741CP-1	SG741CM	MC7815K	SG7815K
MC1489AL	SG1489AJ	MC1741CP-2	SG741CN	MC7815CK	SG7815CK
MC1495L	SG1495T	MC1741F	SG741F	MC7818G	SG7818T
MC1496G	SG1496T	MC1741G	SG741T	MC7818CG	SG7818CT
MC1536G	SG555T	MC1741S	SG741S	MC7818K	SG7818K
MC1555G	SG555T	MC1741SCG	SG741SCT	MC7824G	SG7824T
MC1556G	SG1556T	MC1741SCP-1	DG741SCM	MC7824CG	SG7824CT
MC1558G	SG1558T	MC1748G	SG748T	MC7824K	SG7824K
MC1568G	SG1568T	MC1748CG	SG748CT	MC7824CK	SG7824CK
MC1595L	SG1595T	MC3302P-1	SG3302N	MC7905CK	SG320K-05
MC1596G	SG1596T	MC3302L	SG3302L	MC7912CK	SG320K-12
MC1710CF	SG710CF	MC7805G	SG7805T	MC7915CK	SG320K-15
MC1710CG	SG710CT	MC7805G	SG7805CT	MC7952CK	SG320K-5.2
MC1710CL	SG710CT	MC7805K	SG7805K	MC75450P	SG75450BN
MC1710G	SG710T	MC7805CK	SG7805CK	MC75450L	SG75450BJ
MC1710L	SG710D	MC7806G	SG7806T		



A scanning electron microscope image showing a smooth, continuous aluminum interconnect line crossing over a step in the underlying oxide layer. The image is in grayscale and has a halftone texture.

MIL-M-38510

# PRODUCT QUALITY ASSURANCE

Silicon General is totally committed to the manufacture of high-reliability integrated circuits. This commitment extends throughout the organization from initial product design to final shipment.

Every Silicon General integrated circuit is manufactured and examined to meet or exceed the requirements of MIL-STD-883A, Level B and, in addition, the Company has implemented the capability for complete screening and testing to the requirements of MIL-M-38510.

Silicon General's manufacturing flow and standard quality assurance procedures are outlined. If more complete information is required, the Silicon General Quality and Reliability Manual is available on request.

Under the eye of the electron scanning microscope, a 16,000 times magnification shows the smooth transition of an aluminum interconnect across an oxide step.

# PRODUCT QUALITY ASSURANCE

Silicon General is totally committed to the manufacture of high-reliability integrated circuits. This commitment extends throughout the organization from initial product design to final shipment.

Silicon General integrated circuits are manufactured and examined to meet or exceed the requirements of MIL-STD-883, and, in addition, the Company has implemented the capability for

complete screening and testing to the requirements of MIL-M-38510.

Silicon General's manufacturing flow and standard quality assurance procedures are outlined below. If more complete information is required, the Silicon General Quality and Reliability Manual is available on request.

**Processing and Assembly Flow** — The outline below describes the standard production processing procedures used exclusively at Silicon General to insure that all products are manufactured in full conformance to the requirements of MIL-Q-9858A and MIL-STD-883 Condition B as a minimum.

**Post-Assembly Screening Procedures** — The company's unique flexibility allows ready accommodations to special customer requirements, including post assembly screening procedures in compliance to MIL-M-38510 and MIL-STD-883, Method 5004.

Additional screens available on special request include: Scanning Electron Microscope, Method 2018; Moisture Resistance, Method 1004; Variable Frequency Vibration, Method 2007 and Salt Atmosphere, Method 1009.

**MIL-M-38510 Qualification and Quality Conformance Inspection** — Group B, C and D tests are performed on a periodic basis or when specified by the customer. This testing is in compliance to MIL-M-38510 as detailed in MIL-STD-883, Method 5005.

## STANDARD QUALITY ASSURANCE PROCEDURE

● **BASIC RAW MATERIALS** — Silicon, Chemical, Masks, Headers, Wire, etc.

▼ **QC SAMPLE INSPECTION** — Each arriving shipment is assigned a lot code identification to assure traceability and is then sample-processed through mechanical, visual, electrical, and functional lot acceptance testing prior to stocking.

● **WAFER FABRICATION**

▼ **100% QC INSPECTION** — At each photomasking step, examining for:

- Mask alignment and resolution
- Oxide and diffusion quality
- In-process electrical evaluation

● **100% ELECTRICAL PROBE OF COMPLETED WAFER** — Complete product performance testing on Teradyne J273 automatic test equipment to data sheet or customer specified limits

▼ **QC SAMPLE INSPECTION OF PROBING** — Performed on continuous sampling basis for evidence of adequate probe contact, correct inking, and freedom from probe point damage.

● **MANUFACTURING WAFER INVENTORY**

● **WAFER SCRIBE AND BREAK**

● **100% DIE SORT AT 100X MAGNIFICATION**

▼ **QC SAMPLE INSPECTION (each lot)** — Per MIL-STD-883, Method 2010, Condition B minimum magnification of 100X.

● **DIE ATTACH**

▼ **QC CONTINUOUS SAMPLING INSPECTION** — Per MIL-STD-883A, Method 2010, Condition B minimum; Including die shear strength testing per Method 2019.

● **LEAD BOND**

▼ **QC CONTINUOUS SAMPLING INSPECTION** — Per MIL-STD-883, Method 2010, Condition B minimum; including bond pull testing per Method 2011, Condition D.

● **100% PRESEAL OPTICAL INSPECTION OF COMPLETED DEVICE** — Per MIL-STD-883, Method 2010 Condition B minimum.

▼ **QC SAMPLE INSPECTION** — MIL-STD-883 Method 2010, Condition B minimum, magnification of 40X and 100X.

● **FINAL SEAL** — Hermetically sealed in a controlled, dry-nitrogen environment.

▼ **QC LOT INSPECTION SAMPLING AND ACCEPTANCE** — Post cap visual inspection per MIL-STD-883, Method 2010, Condition B; including Bond Pull Strength testing per Method 2011, Condition D, and Die Shear Strength testing per Method 2019.

● **MANUFACTURING POST-ASSEMBLY SCREENING**

● **100% ELECTRICAL TEST AND CLASSIFICATION** — Complete performance testing of all specified parameters to either data sheet or customer specified limits.

● **MARKING** — To customer specified or Silicon General identification plus date code traceable to seal or lot acceptance date.

● **PRESHIP PACKING**

▼ **QUALITY ASSURANCE** — Group A Preship Electrical Test and Final Visual Inspection per MIL-STD-883, Method 2009.

● **SHIP**



## Post Assembly Screening Procedures

Silicon General manufactures products to the three standard levels of quality assurance processing outlined below. In addition, the company's unique flexibility allows ready accommodations to special customer requirements. The following screening procedures are in compliance to MIL-M-38510 and all methods are as detailed in MIL-STD-883, Method 5004.

SCREEN	MIL-STD-883, CLASS A		MIL-STD-883, CLASS B		STANDARD PRODUCT	
	METHOD	REQM'T	METHOD	REQM'T	METHOD	REQM'T
Internal Visual Pre or Post Cap	2010, Condition A	100%	2010, Condition B	100%	2010, Condition B	100%
Stabilization Bake	1008, Condition C 24 Hours @ 150°C	100%	1008, Condition C 24 Hours @ 150°C	100%	1008, Condition C 24 Hours @ 150°C	100%
Temperature Cycling	1010, Condition C 10 Cycles, -65°C to +150°C	100%	1010, Condition C 10 Cycles, -65°C to +150°C	100%	1010, Condition C 10 Cycles -65°C to +150°C	100%
Constant Acceleration	2001, Condition E 30,000 g Y <sub>2</sub> then Y <sub>1</sub>	100%	2001, Condition E 30,000 g, Y <sub>1</sub> Plane	100%		
Hermeticity a) Fine	1014, Condition A Helium, 10 <sup>-8</sup> , atm/cc/sec	100%	1014, Condition A Helium 5 X 10 <sup>-8</sup> , atm/cc/sec	100%	1014, Condition A Helium 10 <sup>-7</sup> , atm/cc/sec	5% LTPD
b) Gross	1014, Condition C2 Fluorocarbon	100%	1014, Condition C2 Fluorocarbon	100%	1014, Condition C2 Fluorocarbon	5% LTPD
Pre-Burn-in Electrical Test	Per Applicable Procurement Document	100%	Per Applicable Procurement Document	100%		
Burn-in Test	1015, Condition A 240 Hours @ 125°C	100%	1015, Condition A or F 168 Hours @ 125°C	100%	Per Applicable Procurement Document	
Final Electrical Test	Per Applicable Procurement Document		Per Applicable Procurement Document		Per Applicable Procurement Document	
a) DC @ 25°C		100%		100%		100%
b) DC @ Max and Min Rated Temperature		100%		100%		
c) Dynamic @ 25°C		100%		100%		
d) Functional @ 25°C		100%		100%		100%
Radiographic	Method 2012	100%				
Qualification and Quality Conformance Testing	Method 5005	Per Applicable Document	Method 5005	Per Applicable Document	DC Electrical @ 25°C	5% LTPD
External Visual	Method 2009	100%	Method 2009	100%	Method 2009	100%

**NOTE:**

Additional Screens Available on Special Request –

- Scanning Electron Microscope, Method 2018
- Variable Frequency Vibration, Method 2007
- Moisture Resistance, Method 1004
- Salt Atmosphere, Method 1009

## **VOLTAGE REGULATORS**

**Positive Adjustable Regulators**

**Negative Adjustable Regulators**

**3-Terminal, Adjustable Regulators**

**3-Terminal, Fixed Positive Regulators**

**3-Terminal, Fixed Negative Regulators**

**3-Terminal, 3-Amp, 5V Regulators**

**Precision Negative Regulator**

**Dual Polarity Tracking Regulators**

**Adjustable Dual Polarity Regulators**

**Switching Regulators**

# Positive Voltage Regulators

## SG100/200/300

This circuit is a positive voltage regulator designed for both linear and switching applications. With an input voltage rating of up to 40V, this device will provide 20mA of load current by itself and more than 5 amps with the aid of external transistors. Additional features include low standby power dissipation, fast transient response, and freedom from oscillations.

- Output voltage adjustable from 2 to 30V
- Load regulation better than 0.05%/mA
- Line regulation better than 0.20%/V
- 1.0% maximum temperature variation

## SG105/205/305/305A

This circuit is a positive voltage regulator designed for both linear and switching applications. Inherent component tracking of the monolithic integrated circuit process provides a high degree of stability and accuracy in addition to fast response to both line and load transients. With an input voltage rating of up to 50V, this device will deliver load currents of 20mA (45mA with 305A). Adding external transistors will increase the current capability to greater than 10 amps and further improve regulation.

- Output voltage adjustable from 4.5 to 40V
- Load regulation better than 0.01%/mA
- Line regulation better than 0.06%/V
- Ripple rejection of 0.01%/V
- 1.0% maximum temperature variation

PARAMETERS*	100	200	300	105	205	305	305A	UNITS	
Operating Temperature Range	-55 to +125	0 to +70	0 to +70	-55 to +125	-25 to +85	0 to +70	0 to 70	°C	
Package Types	T, J, Y	T, J, Y, M, N		T, J, Y	T, J, Y, M, N		T	-	
Input Voltage Range	8.5 to 40		8.0 to 30		8.5 to 50		8.0 to 40	8.5 to 50	V
Output Voltage Range	2.0 to 30		2.0 to 20		4.5 to 40		4.5 to 30	4.5 to 40	V
Input/Output Differential	3.0 to 30		3.0 to 20		3.0 to 30		3.0 to 30	3.0 to 30	V
Load Regulation		0.5 <sup>1,2</sup>		0.1 <sup>2,3</sup>		0.1 <sup>2,3</sup>		2.0 <sup>2,3</sup>	%
Line Regulation	$V_{in} - V_{out} \leq 5V$		0.2				0.06		% / V
	$V_{in} - V_{out} > 5V$		0.1				0.03		
Ripple Feed thru $C_{ref} = 10\mu f, f = 120Hz$	-	-		0.01		0.01	0.003 (typ)	% / V	
Temperature Stability	1.0		2.0		1.0		1.0	1.0	%
Output Noise Voltage (10 Hz < f < 10 KHz, $C_{ref} = 0$ )	0.005 (typ)		0.005 (typ)		0.005 (typ)		0.005 (typ)	0.005 (typ)	%
Feedback Sense Voltage	1.8 (typ)		1.8 (typ)		1.7 (typ)		1.7 (typ)	1.55 to 1.85	V
Standby Current Drain	3.0		3.0		2.0		2.0	2.0	mA
Minimum Load Current	3.0		3.0		0		0	0	mA
Long Term Stability	1.0		1.0		1.0		1.0	1.0	%


\*Parameters apply at junction temperatures equal to or less than operating temperature range, and for a divider impedance seen by the feedback terminal of  $2V\Omega$ , unless otherwise specified.

<sup>1</sup>  $I_L < 12mA$ ,  $R_{sc} = 0\Omega$ . Output current and load regulation can be improved with external transistors. Improvement factors will be approx. equal to the composite current gain of added transistors.

<sup>2</sup> Applies for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.


<sup>3</sup> Same as Note 1, except  $R_{sc} = 10\Omega$ .

### CONNECTION DIAGRAMS





SG100/200/300 Chip (See T-Package diagram for pad functions)



Regulator Connected for 2-Amp Output



Basic Regulator Circuit



SG105/205/305 Chip (See T-Package diagram for pad functions)



# Negative Voltage Regulators

## SG104/204/304

This circuit is a negative voltage regulator designed for both linear and switching applications. It is a complement of the SG100/200/300, SG105/205/305 and SG723/723C intended for systems requiring regulated negative voltages having a common ground with the unregulated supply. With an input voltage rating of up to 50V, this device will deliver load currents to 25mA. Adding external transistors will increase the current capability to greater than 10 amps and further improve regulation.

- Output voltage adjustable from 15mV to 40V
- 1mV regulation no load to full load
- 0.01%/V line regulation
- 1% maximum temperature variation


PARAMETERS*	104	204	304	UNITS
Operating Temperature Range	-55 to +125	-25 to +85	0 to +70	°C
Package Types	T			
Input Voltage Range	-50 to -8		-40 to -8	V
Output Voltage Range	-40 to -0.015		-30 to -0.035	V
Input/Output Differential $I_O = 20 \text{ mA}^1$	2.0 to 5.0		2.0 to 4.0	V
Load Regulation <sup>2</sup> $0 < I_O < 20 \text{ mA}, R_{SC} = 15\Omega$	5mV			-
Line Regulation <sup>3</sup> $V_{out} < -5V$ $\Delta V_{in} = 0.1 V_{in}$	0.1			%
Ripple Feed thru $C_{19} = 10\mu\text{f}, f = 120\text{Hz}, -7V < V_{in} < -15V$	1.0		1.0	mV/V
Output Voltage Scale Factor $R_{23} = 2.4k\Omega$	1.8 to 2.2		1.8 to 2.2	V/k $\Omega$
Temperature Stability $V_O < -1V$	1.0		1.0	%
Output Noise Voltage $C_{19} = 0\mu\text{F} \text{ BW} = 10\text{Hz to } 10\text{KHz } V_O < -5V$	0.007 (typ)		0.007 (typ)	%
Standby Current Drain $V_O = 0, I_L = 5 \text{ mA}$	2.5		2.5	mA
Long Term Stability $V_O < -1V$	1.0		1.0	%

\*Parameters apply at junction temperatures equal to or less than operating temperature range unless otherwise specified. The line and load regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.

<sup>1</sup> With  $I_O = 5 \text{ mA}$ , min differential is 0.5V. With external transistors differential is increased, in the worst case, by approx. 1V.




<sup>2</sup> Output current and load regulation can be improved with external transistors. Improvement factor will be approx. equal to the composite current gain of added transistors.

<sup>3</sup> With zero output, the dc line regulation is determined from the ripple rejection. Hence, with output voltages between 0 volts and -5 volts, a dc output variation, determined from the ripple rejection, must be added to find the worst-case line regulation.



SG104/204/304 Chip (See T-package diagram for pad functions)

### CONNECTION DIAGRAM





# 5 Volt Fixed Voltage Regulators

## SG109/209/309

The SG109 series is a completely self-contained 5V regulator. Designed to provide local regulation at currents up to 1 amp for digital logic cards, this device is available in two commonly used transistor packages – the solid header TO-5 and the TO-3 power package.

A major feature of the SG109's design is its built-in protective features which make it essentially blowout proof. These consist of both current limiting to control the peak currents and thermal shutdown to protect against excessive power dissipation. With the only added component being the possible need for an input bypass capacitor, this regulator becomes extremely easy to apply.

- Fully compatible with TTL and DTL
- Output current in excess of 1 amp
- Internal thermal overload protection
- No additional external components

PARAMETERS <sup>1</sup>	109	209	309	UNITS
Operating Temperature Range	-55 to +150	-25 to +150	0 to +125 <sup>2</sup>	°C
Package Types	T, K		T, K	—
Output Voltage	4.9 to 5.1		4.8 to 5.2	V
Line Regulation $7V < V_{in} < 25V$	50			mV
Load Regulation $5mA < I_{out} < 0.5A$ (1.5A for TO-3)	TO-5: 50; TO-3: 100			mV
Total Output Voltage Tolerance <sup>2</sup>	4.75 to 5.25			V
Quiescent Current $V_{in} < 25V$	10			mA
Ripple Rejection $10 Hz < f < 10kHz$	75 (typ)			dB
Output Noise Voltage $10Hz < f < 100kHz$	40 (typ)			$\mu V_{rms}$
Output Impedance $10Hz < f < 10kHz$	0.1 (typ)			$\Omega$
Long Term Stability	10			mV




<sup>1</sup> Unless otherwise specified,  $T_j = 25^\circ C$ ,  $V_{in} = 10$  Volts, and  $I_{out} = 0.1A$ .

<sup>2</sup>  $7V < V_{in} < 25V$ ,  $5mA < I_{out} < 1.0A$  (0.2A for TO-5),  $P < 20W$  (2W for TO-5),  $\Delta T_j$  max.

$T_{jmax} = -55^\circ C$  to  $+150^\circ C$  for the SG109


$= -25^\circ C$  to  $+150^\circ C$  for the SG209

$= 0^\circ C$  to  $+125^\circ C$  for the SG309



\* REQUIRED IF REGULATOR IS AN APPRECIABLE DISTANCE FROM POWER SUPPLY FILTER.



† ALTHOUGH NO OUTPUT CAPACITOR IS NEEDED FOR STABILITY, IT DOES IMPROVE TRANSIENT RESPONSE.





SG109/209/309 Chip

### CONNECTION DIAGRAMS

#### TOP VIEWS



(CASE IS INTERNALLY CONNECTED TO GROUND)



# Three Terminal Adjustable Voltage Regulator




## SG117 / SG217 / SG317

### Description

This monolithic integrated circuit is an adjustable 3-terminal positive voltage regulator designed to supply more than 1.5 amps of load current with an output voltage adjustable over a 1.2 to 37 volt range. Although ease of setting the output voltage to any desired value with only two external resistors is a major feature of this circuit, exceptional line and load regulation are also offered. In addition, full overload protection consisting of current limiting, thermal shutdown and safe-area control are included in this device which is packaged in proven-reliability steel TO-3, TO-66 and solid-based TO-39 packages. The SG117 is rated for operation from  $-55^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ , the SG217 from  $-25^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$  and the SG317 from  $0^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .



### Absolute Maximum Ratings

Power Dissipation	Internally Limited
Input-Output Voltage Differential	40V
Storage Temperature	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Operating Junction Temperature Range	
SG117	$-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
SG217	$-25^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
SG317	$0^{\circ}\text{C}$ to $+125^{\circ}\text{C}$



### Electrical Characteristics (See Note)

PARAMETER	CONDITIONS	SG117/217			SG317			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Line Regulation	$T_A = 25^{\circ}\text{C}$ , $3\text{V} \leq (V_{IN} - V_O) \leq 40\text{V}$		0.01	0.02		0.01	0.04	%/V
Load Regulation	$T_A = 25^{\circ}\text{C}$ , $V_O \leq 5\text{V}$ , $10\text{mA} \leq I_O \leq I_{MAX}$ , $V_O \geq 5\text{V}$		5	15		5	25	mV
Adjustment Pin Current			50	100		50	100	$\mu\text{A}$
Adjustment Pin Current Change	$2.5\text{V} \leq (V_{IN} - V_O) \leq 40\text{V}$ , $10\text{mA} \leq I_O \leq I_{MAX}$		0.2	5		0.2	5	$\mu\text{A}$
Reference Voltage	$3\text{V} \leq (V_{IN} - V_O) \leq 40\text{V}$ , $10\text{mA} \leq I_O \leq I_{MAX}$ , $P \leq P_{MAX}$	1.20	1.25	1.30	1.20	1.25	1.30	V
Line Regulation	$3\text{V} \leq (V_{IN} - V_O) \leq 40\text{V}$		0.02	0.05		0.02	0.07	%/V
Load Regulation	$T_A = 25^{\circ}\text{C}$ , $C_{ADJ} = 0$ , $f = 120\text{Hz}$ , $C_{ADJ} = 10\text{mfd}$		20	50		20	70	mV
Temperature Stability	$T_{MIN} \leq T_j \leq T_{MAX}$		1.0			1.0		%
Minimum Load Current	$(V_{IN} - V_O) = 40\text{V}$		3.5	5.0		3.5	10	mA
Current Limit	$(V_{IN} - V_O) \leq 15\text{V}$ , $(V_{IN} - V_O) = 40\text{V}$	1.5	2.2		1.5	2.2		A
Output Noise, RMS	$T_A = 25^{\circ}\text{C}$ , $10\text{Hz} \leq f \leq 10\text{kHz}$		0.003			0.003		%
Ripple Rejection	$T_A = 25^{\circ}\text{C}$ , $f = 120\text{Hz}$ , $C_{ADJ} = 0$ , $C_{ADJ} = 10\text{mfd}$		66			65		db
Long Term Stability	$T_A = 125^{\circ}\text{C}$		0.3	1		0.3	1	%/khr
Thermal Resistance, Junction to Case	K Package		2.3	3		2.3	3	$^{\circ}\text{C/W}$
	T Package		12	15		12	15	$^{\circ}\text{C/W}$




NOTE: Unless otherwise noted, the above specifications apply over the following conditions

SG117:	$-55^{\circ}\text{C} \leq T_j \leq 150^{\circ}\text{C}$
SG217:	$-25^{\circ}\text{C} \leq T_j \leq 150^{\circ}\text{C}$
SG317:	$0^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$
K-Package:	$(V_{IN} - V_O) = 5\text{V}$ , $I_O = 0.5\text{A}$ , $I_{MAX} = 1.5\text{A}$
T-Package:	$(V_{IN} - V_O) = 5\text{V}$ , $I_O = 0.1\text{A}$ , $I_{MAX} = 0.5\text{A}$

All regulation specifications are measured at constant junction temperatures using low duty-cycle pulse testing.

# Three Terminal Adjustable Voltage Regulator

## Typical Performance Characteristics



## APPLICATION DATA

The SG117 adjustable 3-terminal regulator is actually designed to provide a fixed 1.25 volt reference voltage between the output and adjustment terminals. This voltage is converted to a programming current by the action of R1 as shown in Figure 1 and this constant current then flows through R2 to ground. The output voltage of the regulator is then:

$$V_{\text{OUT}} = V_{\text{REF}} \left( 1 + \frac{R_2}{R_1} \right) + I_{\text{ADJ}} R_2$$

Since  $I_{\text{ADJ}}$  is controlled to less than 100  $\mu\text{A}$ , the error associated with this term is negligible. It should be noted that the method of keeping  $I_{\text{ADJ}}$  small is to return all the regulator quiescent current to the output terminal. This imposes the requirement for a minimum load current. If the load is less than this minimum, the output will rise.

Since the SG117 is a floating regulator, it is only the input-output voltage differential which is important to regulator performance and operation at high voltages with respect to ground are possible.

Good load regulation can be achieved with the SG117 even without remote sensing, since the case is the output terminal of the regulator which can be a very low impedance point. For best performance, the programming resistor (R1) should

be connected as close to the regulator as possible; perhaps even with a separate connection to the case. The ground end of R2 can be used as a remote sense lead and should be connected as close to the load as possible.

No external capacitors are required with the SG117, but in some applications, performance may be improved with added capacitance as follows:

1. An input capacitor at 0.1 mfd will protect against problems when high line impedance is present. The device can be more sensitive to input impedance when output or adjustment capacitors are used.
2. Bypassing the adjustment terminal to ground with a 10 mfd capacitor will improve the ripple rejection by about 15 dB.
3. A 1 mfd tantalum capacitor on the output will improve transient response and keep the regulator from ringing due to light capacitive loading.

In addition to external capacitors, it is sometimes good practice to add protection diodes as shown in Figure 2 if there is a chance that a capacitor may discharge through the regulator IC.




FIGURE 1. Basic Adjustable Regulator Circuit




FIGURE 2. Diode D1 protects against C3 with an input short. Diode D2 protects against C2 with an output short.

# Three Terminal Negative Regulator Series



## SG120/220/320

The SG120 series of negative regulators offer self-contained fixed-voltage capability up to 1.5 amps of load current. With four factory set output voltages (-5V, -5.2V, -12V and -15V) and four package options, this regulator series is an optimum complement to the SG7800/140 line of three terminal positive regulators.

Since these regulators require only a single output capacitor for satisfactory performance, and are protected from overload conditions by internal current limiting and thermal shutdown protection, ease of application is assured.

Although designed as fixed-voltage regulators, the output voltage can be increased through the use of a simple voltage divider. The low quiescent drain current of the device insures good regulation when this method is used. Product is available in hermetically sealed TO-39, TO-66 and TO-3 power packages and commercial product is also available in TO-220.

- Output voltage set internally to  $\pm 3\%$
- One volt minimum input-output differential
- Excellent line and load regulation
- Short circuit current limited
- Thermal overload protection




### ABSOLUTE MAXIMUM RATINGS

Device Output Voltage	Input Voltage	Input-Output Differential
5.0 volts	-25V	25V
5.2 volts	-25V	25V
8.0 volts	-35V	30V
12 volts	-35V	30V
15 volts	-40V	30V
Power dissipation		Internally Limited
Operating junction temperature range		
SG120 series		-55°C to +150°C
SG220 series		-25°C to +150°C
SG320 series		0°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature (soldering, 10 sec)		300°C


### APPLICATIONS

#### Fixed Output Regulator



- NOTE**
1. C<sub>1</sub> is required only if regulator is separated from rectifier filter.
  2. Both C<sub>1</sub> and C<sub>2</sub> should be low E.S.R. types such as solid tantalum. If aluminum electrolytics are used, at least 10 times values shown should be selected.
  3. If large output capacities are used, the regulators must be protected from momentary input shorts. A high current diode from output to input will suffice.

#### Circuit for Increasing Output Voltage




**NOTE**: C<sub>3</sub> optional for improved transient response and ripple rejection.

$$V_{OUT} = V_{REGULATOR} \frac{R_1 + R_2}{R_2}$$

**WHERE** R<sub>2</sub> = 300Ω FOR SG120-5 AND SG120-5.2  
R<sub>2</sub> = 750Ω FOR SG120-12  
R<sub>2</sub> = 1000Ω FOR SG120-15

#### Dual Polarity, Trimmed Supply



**NOTE**: This circuit will allow each output to be adjusted approximately  $\pm 1$  volt around its nominal value. While there is some interaction in the adjustments, it is typically less than 10%. The linearity of the adjustment is a function of the potentiometer resistance with lower values increasing the linearity at the expense of power dissipation. The diodes protect the regulators from output polarity reversal due to inadvertent overloads or variations in input voltage sequencing.

This same technique may be used with other voltages and/or regulators in the series by merely adjusting the circuit values.



## 120/220 ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

DEVICE TYPE (Note 5)		120/220 -5			120/220 -5.2			120/220 -8			120/220 -12			120/220 -15			Units
NOMINAL OUTPUT VOLTAGE		-5			-5.2			-8			-12			-15			Volts
INPUT VOLTAGE (Unless Otherwise Noted)		-10			-10			-13			-17			-20			Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T_j = 25^\circ\text{C}, I_O = 5\text{ mA}$	-4.9		-5.1	-5.1		-5.3	-7.80		-8.20	-11.7		-12.3	-14.7		-15.3	Volts
Line Regulation (Note 4)	$T_j = 25^\circ\text{C}, I_O = 5\text{ mA}$ $\Delta V_{IN}$ Range		5	25		6	25		10	25		4	10		5	10	mV
Line Regulation	$T_j = 25^\circ\text{C}, I_O = 5\text{ mA}$		3	15		6	15		8	15		8	5		8	5	mV
Load Regulation P, R, K-Package T-Package (Note 3)	$T_j = 25^\circ\text{C}$ $5\text{ mA} \leq I_O \leq 1.5\text{ A}$ $5\text{ mA} \leq I_O \leq 500\text{ mA}$		15	50		20	60		24	80		28	80		30	80	mV mV
Load Regulation P, R, K-Package T-Package (Note 3)	$T_j = 25^\circ\text{C}$ $250\text{ mA} \leq I_O \leq 750\text{ mA}$ $100\text{ mA} \leq I_O \leq 250\text{ mA}$		15	25		20	30		50	40		28	40		30	40	mV mV
Total Output Voltage Tolerance K-Package T-Package R, P-Package	$\Delta I_O$ Range $5\text{ mA} \leq I_O \leq 1.0\text{ A}, P \leq 20\text{ W}$ $5\text{ mA} \leq I_O \leq 200\text{ mA}, P \leq 2\text{ W}$ $5\text{ mA} \leq I_O \leq 1.0\text{ A}, P \leq 15\text{ W}$																Volts
Quiescent Current	$T_j = 25^\circ\text{C}$		1	2		1	2		1	2		1.5	4		1.5	4	mA
Quiescent Current Change	Line $\Delta V_{IN}$ Range Load $\Delta I_O$ Range			1.3 .5			1.3 .5			1.0 .5			1.0 .5			1.0 .5	mA mA
Long Term Stability	1000 hours at $T_j = 125^\circ\text{C}$			20			24			32			48			60	mV
Temperature Coefficient	$I_O = 5\text{ mA}$		-0.5			-0.5			-0.6			-0.8			-1.0		mV/°C
Ripple Rejection	$f = 120\text{ Hz}, \Delta V_{IN} = 10\text{ V}$	54	60		54	60		54	60		54	60		54	60		dB
Output Noise Voltage	$T_j = 25^\circ\text{C}, 10\text{ Hz} \leq f \leq 100\text{ kHz}$		40			45			52			75			90		$\mu\text{V rms}$
Dropout Voltage	$T_j = 25^\circ\text{C}, I_O = 1.0\text{ A}$ (Note 3)		2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	$T_j = 25^\circ\text{C}$ (Note 6)		2.1			2.0			1.8			1.5			1.3		Amps
Peak Output Current	$T_j = 25^\circ\text{C}$ (Note 3)		2.5			2.5			2.5			2.5			2.2		Amps
Thermal Shutdown	$I_O = 5\text{ mA}$ (Note 3)		175			175			175			175			175		°C

1.  $T_j = -55^\circ\text{C}$  to  $+150^\circ\text{C}$ ,  $I_{OUT} = 500\text{ mA}$  for R, P and K-Package and  $100\text{ mA}$  for T-Package, unless otherwise noted.

2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

3. Specifications at operating currents above  $500\text{ mA}$  do not apply to T-Package.

4.  $\Delta V_{IN}$  min. @  $-55^\circ\text{C}$  must maintain an input/output differential of  $2.5\text{ V}$ .

5. P-Package available only in SG220.

6. Short circuit protection is only assured over  $\Delta V_{IN}$  range.

### 320 ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

DEVICE TYPE		320 -5			320 -5.2			320 -8			320 -12			320 -15			Units	
NOMINAL OUTPUT VOLTAGE		-5			-5.2			-8			-12			-15			Volts	
INPUT VOLTAGE (Unless Otherwise Noted)		-10			-10			-13			-17			-20			Volts	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
Output Voltage	$T_j = 25^\circ\text{C}, I_O = 5\text{ mA}$	-4.8		-5.2	-5.0		-5.4	-7.7		-8.3	-11.6		-12.4	-14.6		-15.4	Volts	
Line Regulation	$T_j = 25^\circ\text{C}, I_O = 5\text{ mA}$ $\Delta V_{IN}$ Range	$(-7\text{V} \leq V_{IN} \leq -25\text{V})$ 5 40			$(-8\text{V} \leq V_{IN} \leq -25\text{V})$ 6 40			$(-10.5\text{V} \leq V_{IN} \leq -25\text{V})$ 15 40			$(-14\text{V} \leq V_{IN} \leq -32\text{V})$ 4 20			$(-17\text{V} \leq V_{IN} \leq -35\text{V})$ 15 20			mV	
Line Regulation	$T_j = 25^\circ\text{C}, I_O = 5\text{ mA}$	$(-8\text{V} \leq V_{IN} \leq -12\text{V})$ 5 25			$(-9\text{V} \leq V_{IN} \leq -12\text{V})$ 6 25			$(-11\text{V} \leq V_{IN} \leq -17\text{V})$ 8 40			$(-16\text{V} \leq V_{IN} \leq -22\text{V})$ 12 60			$(-17.5\text{V} \leq V_{IN} \leq -30\text{V})$ 15 75			mV	
Load Regulation P, R, K-Package T-Package (Note 3)	$T_j = 25^\circ\text{C}$ $5\text{ mA} \leq I_O \leq 1.5\text{ A}$ $5\text{ mA} \leq I_O \leq 500\text{ mA}$		15	100		20	100		12	100		28	80		30	80	mV mV	
Load Regulation P, R, K-Package T-Package (Note 3)	$T_j = 25^\circ\text{C}$ $250\text{ mA} \leq I_O \leq 750\text{ mA}$ $100\text{ mA} \leq I_O \leq 250\text{ mA}$		15	50		20	50		50	50		28	40		30	40	mV mV	
Total Output Voltage Tolerance K-Package T-Package R, P-Package	$5\text{ mA} \leq I_O \leq 1.0\text{ A}, P \leq 20\text{ W}$ $5\text{ mA} \leq I_O \leq 200\text{ mA}, P \leq 2\text{ W}$ $5\text{ mA} \leq I_O \leq 1.0\text{ A}, P \leq 15\text{ W}$	$(-7.5\text{V} \leq V_{IN} \leq -25\text{V})$ -4.75			$(-7.7\text{V} \leq V_{IN} \leq -25\text{V})$ -4.95			$(-10.5\text{V} \leq V_{IN} \leq -25\text{V})$ -7.6			$(-14.5\text{V} \leq V_{IN} \leq -32\text{V})$ -11.4			$(-17.5\text{V} \leq V_{IN} \leq -35\text{V})$ -14.4			-15.6	Volts
Quiescent Current	$T_j = 25^\circ\text{C}$		1	2		1	2		1	2		1.5	4		1.5	4	mA	
Quiescent Current Change	Line $\Delta V_{IN}$ Range Load $\Delta I_O$ Range			1.3 .5			1.3 .5			1.0 .5			1.0 .5			1.0 .5	mA mA	
Long Term Stability	1000 hours at $T_j = 125^\circ\text{C}$			20			24			32			48			60	mV	
Temperature Coefficient	$I_O = 5\text{ mA}$		-0.5			-0.5			-0.6			-0.8			-1.0		mV/ $^\circ\text{C}$	
Ripple Rejection	$f = 120\text{ Hz}, \Delta V_{IN} = 10\text{ V}$	54	60		54	60		54	60		54	60		54	60		dB	
Output Noise Voltage	$T_j = 25^\circ\text{C}, 10\text{ Hz} \leq f \leq 100\text{ kHz}$		40			45			52			75			90		$\mu\text{V rms}$	
Dropout Voltage	$T_j = 25^\circ\text{C}, I_O = 1.0\text{ A}$ (Note 3)		2.0			2.0			2.0			2.0			2.0		Volts	
Short Circuit Current	$T_j = 25^\circ\text{C}$ (Note 4)		2.1			2.0			1.8			1.5			1.3		Amps	
Peak Output Current	$T_j = 25^\circ\text{C}$ (Note 3)		2.5			2.5			2.5			2.5			2.2		Amps	
Thermal Shutdown	$I_O = 5\text{ mA}$ (Note 3)		175			175			175			175			175		$^\circ\text{C}$	

- $T_j = 0^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $I_{O,UT} = 500\text{ mA}$  for R, P and K-Package and  $100\text{ mA}$  for T-Package, unless otherwise noted.
- All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.
- Specifications at operating currents above  $500\text{ mA}$  do not apply to T-Package.
- Short circuit protection is only assured over  $\Delta V_{IN}$  range.

# 3 Amp, 5 Volt Positive Regulator

## SG123 / SG223 / SG323

### Description

The SG123 is a three terminal, three amp, five volt regulator similar to the LM123 but with a special low voltage zener instead of the band gap reference. The SG123 has superior load regulation, lower input-output differential minimums, lower quiescent current, and better temperature coefficient. The circuit is specified identically to the LM123 and is pin for pin compatible with that device. The SG123 uses special processing techniques to achieve reliable operation at high temperatures and high current levels for extended periods of time.


The SG123 has been designed for ease of operation as well as performance. It is completely internally phase compensated, and requires no external capacitors unless used with long lead lengths or high speed transients. The device is protected by thermal shutdown, standard current limiting, and an instantaneous power limiting circuit sensitive to high input voltages. In addition, the power transistor is an upgrade of previous three terminal designs and is unusually rugged.

Operation is guaranteed over the junction temperature range of  $-55^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ . The SG223 is a similar device guaranteed to operate from  $-25^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ . The SG323 is guaranteed over the junction temperature range of  $0^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .


### Features

- 3A Output Currents
- Full Internal Protection
- 7.0 V Minimum Input Voltage, Typical
- Zener Reference for Top Performance

SCHEMATIC




CONNECTION DIAGRAM



TOP VIEW  
K-Package  
TO-3

CHIP LAYOUT



### Absolute Maximum Ratings

Input Voltage	20V
Power Dissipation	Internally Limited
Operating Junction Temperature Range	
SG123	$-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
SG223	$-25^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
SG323	$0^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Storage Temperature Range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 10 sec)	$300^{\circ}\text{C}$

### Electrical Characteristics (Note 1)

PARAMETER	CONDITIONS	SG123/SG223			SG323			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T = 25^{\circ}\text{C}$ $V = 7.5\text{V}, I = 0$	4.7	5	5.3	4.8	5	5.2	V
Output Voltage	$7.5\text{V} \leq V \leq 15\text{V}$ $0 \leq I \leq 3\text{A}, P \leq 30\text{W}$	4.6		5.4	4.75		5.25	V
Line Regulation (Note 2)	$T = 25^{\circ}\text{C}$ $7.5\text{V} \leq V \leq 15\text{V}$		5	25		5	25	mV
Load Regulation (Note 2)	$T = 25^{\circ}\text{C}, V = 7.5\text{V}$ $0 \leq I \leq 3\text{A}$		25	100		25	100	mV
Quiescent Current	$7.5\text{V} \leq V \leq 15\text{V}$ $0 \leq I \leq 3\text{A}$		12	20		12	20	mA
Short Circuit Current Limit	$T = 25^{\circ}\text{C}$ $V = 15\text{V}$ $V = 7.5\text{V}$		3 4	4.5 5		3 4	4.5 5	A A
Long Term Stability				35			35	mV
Thermal Resistance Junction to Case (Note 3)			2			2		$^{\circ}\text{C}/\text{W}$

**Note 1:** Unless otherwise noted, specifications apply for  $-55^{\circ}\text{C} < T < +150^{\circ}\text{C}$  for the SG123,  $-25^{\circ}\text{C} \leq T \leq +150^{\circ}\text{C}$  for the SG223, and  $0^{\circ} \leq T < +125^{\circ}\text{C}$  for the SG323. Specifications apply for  $P < 30\text{W}$ .

**Note 2:** Load and line regulation are specified with high speed tests in order to separate their effects from temperature coefficient. Pulse testing is required with a pulse width  $< 1\text{ms}$  and a duty cycle  $< 5\%$ .

**Note 3:** The junction to ambient thermal resistance of the TO-3 package is about  $35^{\circ}\text{C}/\text{W}$ .

# General-Purpose Positive Regulator

## SG723/723C

This regulator is designed for use with either positive or negative supplies as a series, shunt, switching, or floating regulator with currents up to 150mA. Higher current requirements may be accommodated through the use of external NPN or PNP power transistors.

- Positive or negative supply operation
- 0.03% line and load regulation
- Output adjustable from 2 to 37V
- Low standby current drain
- 0.002%/°C average temperature variation


PARAMETERS	723 <sup>1</sup>	723C <sup>1</sup>	UNITS
Operating Temperature Range	-55 to +125	0 to +70	°C
Package Types	T*, J	T*, J, N	-
Input Voltage Range	9.5 to 50	9.5 to 50	V
Output Voltage Range	2.0 to 37	2.0 to 37	V
Input/Output Differential	3.0 to 38	3.0 to 38	V
Load Regulation <sup>2,3</sup>	0.15	0.2	% V <sub>out</sub>
Line Regulation V <sub>in</sub> = 12 to 40V	0.2	0.5	% V <sub>out</sub>
Ripple Rejection C <sub>ref</sub> = 5μF; f = 50Hz to 10KHz	86 (typ)	86 (typ)	dB
Reference Voltage	6.95 - 7.35	6.80 - 7.50	V
Temperature Stability	0.015	0.015	%/°C
Output Noise Voltage C <sub>ref</sub> = 0; BW = 100Hz to 10KHz	20 (typ)	20 (typ)	μV rms
Standby Current Drain	3.5	4.0	mA
Minimum Load Current	0	0	mA
Long Term Stability	0.1 (typ)	0.1 (typ)	%/khr

<sup>1</sup> Parameters apply at T<sub>A</sub> = +25°C, except temperature stability is over temperature ranges.


<sup>2</sup> Applies for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.

<sup>3</sup> I<sub>L</sub> = 1 to 50 mA.


\*T-package is TO-96 (can height: 240" max., 230" min.)



SG723/723C Chip  
(See T-Package for pad functions)  
Note: V<sub>Z</sub> (Pin X) is available only in J or N-Package




High Current Regulator  
External NPN Transistor  
I<sub>L</sub> = 1A





Basic High Voltage Regulator  
V<sub>out</sub> = 7 to 37 volts

### CONNECTION DIAGRAMS



V<sub>Z</sub> available only in J or N Package



Basic Low Voltage Regulator  
V<sub>out</sub> = 2 to 7 volts



# Dual-Polarity Tracking Regulators

## SG1501A/2501A/3501A/4501

SG1501A dual tracking regulators are factory set to provide balanced  $\pm 15V$  outputs, but a single external adjustment can be used to change both outputs simultaneously. Line regulation of 20 mV and load regulation of 30 mV is guaranteed and, stability, over temperature, is 1% or less. Provision is made for adjustable current limiting and operation in excess of 2 amps is feasible with external transistors.

In the SG1501A, a built-in sensing circuit monitors junction temperature and shuts down the regulator above 170°C eliminating the need for concern about power dissipation under short circuit conditions. The SG1501A series also offers superior input/output voltage range and current handling capability (refer to table of specifications).

- Thermal shutdown protection
- $\pm 35V$  inputs
- Output current to 200mA
- Output adjustable from  $\pm 10V$  to  $\pm 23V$

PARAMETERS <sup>1</sup>	1501A	2501A	3501A	4501	UNITS
Operating Temperature Range	-55 to +125	0 to +70	0 to +70	0 to +70	°C
Package Types	T, J	T, J, N			-
Output Voltage	$\pm 14.8/15.2$		$\pm 14.5/15.5$	$\pm 14.25/15.75$	V
Input Voltage	$\pm 35$		$\pm 30$	$\pm 30$	V
Input/Output Differential	2		2	2	V
Output Voltage Balance	150		300	300	mV
Line Regulation ( $V_{in} = 17$ to $V_{max}$ ) <sup>5</sup>	20		20	20	mV
Load Regulation ( $I_L = 0$ to 50mA) <sup>5</sup>	30		30	30	mV
Output Voltage Range	10 to 23		10 to 23	10 to 23	V
Input Voltage Range ( $8V_{out}$ )	10 to 35		10 to 30	12 to 30 <sup>4</sup>	V
Ripple Rejection ( $f = 120Hz$ )	75 (typ)		75 (typ)	75 (typ)	dB
Temperature Stability	1.0		1.0	1.0	%
Short Circuit Current Limit <sup>2</sup>	60 (typ)		60 (typ)	60 (typ)	mA
Output Noise Voltage <sup>3</sup>	50 (typ)		50 (typ)	50 (typ)	$\mu V_{rms}$
Positive Standby Current	4		4	4	mA
Negative Standby Current	5		5	5	mA
Long Term Stability	0.1 (typ)		0.1 (typ)	0.1 (typ)	%/khr
Output Current	200		200	100	mA
Thermal Shutdown Protection	yes		yes	yes	-


<sup>1</sup> All specifications apply to both positive and negative sides of the regulator, either singly or together. Unless otherwise specified  $T_A = +25^\circ C$ ,  $V_{in} = 20V$ ,  $V_{out} = 15V$ ,  $I_L = 0$ ,  $R_{sc} = 0\Omega$ ,  $C_1 = C_2 = 0.01$  mfd,  $C_3 = C_4 = 1.0$  mfd, voltage adjust pin open

<sup>2</sup>  $R_{sc} = 10\Omega$

<sup>3</sup>  $BW = 100Hz$  to 10kHz


<sup>4</sup> 10V output

<sup>5</sup> Over temperature range



SG1501A/2501A/3501A Chip (See T-package diagram for pad functions) Note: Balance Adjust (Pin X) is available only on D or N package.)

### CONNECTION DIAGRAMS



See Applications Notes for additional information

# Adjustable Dual-Polarity Tracking Regulators

## SG1502/2502/3502

This circuit is identical to the SG1501 series of dual polarity tracking regulators except that the internal voltage setting resistors are not included and the current limit inputs have been disconnected from the pass transistors. While this circuit does require external divider resistors, maximum versatility is offered in adjusting the output voltage levels, and additional current-limit inputs ease the application of foldback current limiting. In all other respects, this circuit performs as the SG1501.

- Positive and negative output voltages independently adjustable from 10 to 28V
- Output currents to 100mA
- Line and load regulation of 0.1%
- 1% maximum temperature variation
- Standby current drain only 4mA
- Internal thermal shutdown protection

PARAMETERS*	1502	2502	3502	UNITS
Operating Temperature Range	-55 to +125	0 to +70	0 to +70	°C
Package Types	J, N <sup>4</sup>		J, N	—
Input Voltage Range	±12/30		±12/25	V
Output Voltage Range	±10/28		±10/23	V
Input/Output Differential	2		2	V
Line Regulation ( $\Delta V_{in} = 10V$ ) <sup>5</sup>	0.2		0.2	% $V_{out}$
Load Regulation ( $I_L = 0$ to 50mA) <sup>5</sup>	0.3		0.3	% $V_{out}$
Temperature Stability	1.0		1.0	% $V_{out}$
Current Limit Sense Voltage	0.6 (typ)		0.6 (typ)	V
Reference Voltage	6.3/6.6		6.2/6.8	V
Ripple Rejection $f = 120Hz$	75 (typ)		75 (typ)	dB
Output Noise Voltage <sup>2</sup>	50 (typ)		50	$\mu V_{rms}$
Positive Standby Current <sup>3</sup>	4		4	mA
Negative Standby Current <sup>3</sup>	5		5	mA
Long Term Stability	0.1 (typ)		0.1 (typ)	%/khr


<sup>1</sup> All specifications apply to both positive and negative sides of the regulator either singly or together. Unless otherwise specified  $T_A = +25^\circ C$ ,  $V_{in} = +20V$ ,  $V_{out} = +15V$ ,  $I_L = 0$ ,  $R_{SC} = 0\Omega$ ,  $C1 = C2 = 0.01$  mfd,  $C3 = C4 = 1.0$  mfd.

<sup>2</sup> BW = 100Hz to 10kHz

<sup>3</sup> Divider 1 = 0.5mA



<sup>4</sup> 1502 not available in plastic

<sup>5</sup> Over temperature range



For best temperature performance, the parallel impedance of R1 and R2 should be 6.3 K ohm while that of R3 and R4 should be 10 K. Increasing the value of C1 and C2 will reduce the frequency response while transient response may be improved by increasing C3 and C4. For very low-noise applications, a 4.7 mfd capacitor for Cref may be added. Rsc is selected such that a sense voltage of 0.6 volts (at  $T_j = 25^\circ C$ ) is developed at the maximum load current desired.

### CONNECTION DIAGRAM



See Applications Notes for additional information

# Precision Negative Regulator

## SG1511 / SG3511


### Description

This monolithic voltage regulator is designed for negative applications as a complement to the popular SG723 positive regulator and has the same high degree of versatility, and wide range of applications. The SG1511 / 3511 regulator consists of a temperature compensated reference, error amplifier, series pass transistor, temperature compensated, low-threshold current limit and remote shutdown circuitry. This device by itself will supply load currents of up to 50mA with higher current requirements easily accommodated through the use of external NPN or PNP power transistors.



The SG1511 is specified to operate over the full military temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  while the SG3511 is designed for commercial applications of  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .

### Absolute Maximum Ratings

Input voltage	-40 volts
Input-output voltage differential	-40 volts
Maximum output current	-50mA
Current from $V_{REF}$	-5mA
Power dissipation	680mW
Derate above $25^{\circ}\text{C}$	$5.4\text{ mW}/^{\circ}\text{C}$
Operating temperature range	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$



### CONNECTION DIAGRAMS



### Features

- Output adjustable from -2 to -37 volts
- Output current to 50mA
- .002% /  $^{\circ}\text{C}$  average temperature variation
- Temperature compensated current limiting
- .03% line and load regulation

**Electrical Characteristics** Unless otherwise specified,  $T_A = 25^{\circ}\text{C}$ ,  $V_{in} = -12\text{V}$ ,  $V_o = -5\text{V}$ ,  $I_L = 1\text{mA}$ ,  $R_{SC} = 0\Omega$ ,  $C = 2200\text{ pf}$ ,  $R_{SD} = 0\Omega$ .

Parameters	Conditions	Min.	Typ.	Max.	Units
Input Voltage Range		-9.5		-40	V
Output Voltage Range		-2.0		-37	V
Input-Output Differential		-3.0		-38	V
Line Regulation	$V_{in} = -9$ to $-12\text{V}$		.01	0.1	% $V_o$
	$V_{in} = -12$ to $-40\text{V}$		.02	0.2	% $V_o$
Load Regulation	$I_L = 1$ to $20\text{mA}$		.03	0.1	% $V_o$
Ripple Rejection	$f = 50\text{ Hz}$ to $10\text{ kHz}$		86		db
Temperature Stability	Over Operating Range		.002	.015	% / $^{\circ}\text{C}$
Current Limit Sense Voltage			70		mV
Current Limit $T_C$			$\pm 0.2$		mV / $^{\circ}\text{C}$
Reference Voltage		-5.9	-6.2	-6.5	V
Shutdown Resistance ( $R_{SD}$ )		2.0	3.0	5.0	K ohm
Standby Current Drain	$V_{in} = -30\text{V}$		1.5	2.5	mA
Output Noise Voltage	$\text{BW} = 100\text{Hz}$ to $10\text{KHz}$		20		$\mu\text{V}_{RMS}$
Long Term Stability			0.1		% / Khr.

### Applications

#### Basic Negative Voltage Regulator (Fig. 1)

1. For low voltage applications, ( $V_o = -2$  to  $-6\text{V}$ ):

$$V_o = \frac{V_{REF} R_2}{R_1 + R_2}, \quad R_3 = \frac{R_1 R_2}{R_1 + R_2}$$

$$\frac{V_{REF}}{R_1 + R_2} < 500\text{ }\mu\text{A}, \quad R_4 = \infty$$

2. For high voltage application, ( $V_o = -6$  to  $-37\text{V}$ )

$$V_o = \frac{V_{REF} (R_3 + R_4)}{R_4}, \quad R_1 = \frac{R_3 R_4}{R_3 + R_4}, \quad R_2 = \infty$$

3. For constant-current limiting:

$$R_{SC} = \frac{70\text{ mV}}{I_{sc}(\text{max})}$$



4. If shut-down is not required, set  $R_{SD} = 0$ . Regulator will shut-down when  $R_{SD} > 5\text{K ohms}$ .

#### High Current Applications (Fig. 2)

1. Select  $R_1$ ,  $R_2$ ,  $R_3$  and  $R_4$  as per basic regulator application.
2. For thermal shutdown, mount thermistor  $R_{SD}$  with close thermal coupling to the 2N3055 power transistor.
3.  $R_5$  and  $R_6$  provide foldback current limiting:

$$I_{sc} = \frac{70\text{mV}}{R_{sc}}, \quad I_{max} = \frac{70\text{mV}}{R_{sc}} + \frac{V_o R_5}{R_{sc}(R_5 + R_6)}$$

(Fig. 1)



(Fig. 2)

# Regulating Pulse Width Modulator

## SG1524 / SG2524 / SG3524

### Description

This monolithic integrated circuit contains all the control circuitry for a regulating power supply inverter or switching regulator. Included in a 16-pin dual-in-line package is the voltage reference, error-amplifier, oscillator, pulse width modulator, pulse steering flip-flop, dual alternating output switches and current limiting and shut-down circuitry. This device can be used for switching regulators of either polarity, transformer coupled DC to DC converters, transformerless voltage doublers and polarity converters, as well as other power control applications. The SG1524 is specified for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , while the SG2524 and SG3524 are designed for commercial applications of  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .

### Features


- Complete PWM power control circuitry
- Single ended or push-pull outputs
- Line and load regulation of 0.2%
- 1% maximum temperature variation
- Total supply current less than 10mA
- Operation beyond 100kHz

### Absolute Maximum Ratings


Input Voltage	40V
Output Current (each output)	100mA
Reference Output Current	50mA
Oscillator Charging Current	5mA

Power Dissipation (package limitation)	1000mW
Derate above $25^{\circ}\text{C}$	8mW/ $^{\circ}\text{C}$
Operating Temperature Range	
SG1524	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
SG2524/SG3524	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$
Storage Temperature Range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$


### BLOCK DIAGRAM



### CONNECTION DIAGRAM



### CHIP LAYOUT




# Regulating Pulse Width Modulator

## SG1524 / SG2524 / SG3524

Electrical Characteristics (Unless otherwise stated, these specifications apply for  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the SG1524 and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$  for the SG2524 and SG3524,  $V_{IN} = 20\text{V}$ , and  $f = 20\text{kHz}$ )

PARAMETER	CONDITIONS	SG1524			SG2524			SG3524			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>Reference Section:</b>											
Output Voltage:		4.8	5.0	5.2	4.6	5.0	5.4				V
Line Regulation	$V_{IN} = 8$ to $40$ Volts	-	10	20	-	10	30				mV
Load Regulation	$I_L = 0$ to $20\text{mA}$	-	20	50	-	20	50				mV
Ripple Rejection	$f = 120$ Hz, $T_A = 25^\circ\text{C}$	-	66	-	-	66	-				dB
Short Circuit Current Limit	$V_{REF} = 0$ , $T_A = 25^\circ\text{C}$	-	100	-	-	100	-				mA
Temperature Stability	Over Operating Temperature Range	-	0.3	1	-	0.3	1				%
Long Term Stability	$T_A = 25^\circ\text{C}$	-	20	-	-	20	-				mV/chr
<b>Oscillator Section:</b>											
Maximum Frequency	$C_T = .001$ mfd, $R_T = 2\text{k}\Omega$	-	300	-	-	300	-				kHz
Initial Accuracy	$R_T$ and $C_T$ constant	-	5	-	-	5	-				%
Voltage Stability	$V_{IN} = 8$ to $40$ Volts, $T_A = 25^\circ\text{C}$	-	-	1	-	-	1				%
Temperature Stability	Over Operating Temperature Range	-	-	2	-	-	2				%
Output Amplitude	Pin 3, $T_A = 25^\circ\text{C}$	-	3.5	-	-	3.5	-				V
Output Pulse Width	$C_T = .01$ mfd, $T_A = 25^\circ\text{C}$	-	0.5	-	-	0.5	-				$\mu\text{S}$
<b>Error Amplifier Section:</b>											
Input Offset Voltage	$V_{CM} = 2.5$ Volts	-	0.5	5	-	2	10				mV
Input Bias Current	$V_{CM} = 2.5$ Volts	-	2	10	-	2	10				$\mu\text{A}$
Open Loop Voltage Gain		72	80	-	60	80	-				dB
Common Mode Voltage	$T_A = 25^\circ\text{C}$	1.8	-	3.4	1.8	-	3.4				V
Common Mode Rejection Ratio	$T_A = 25^\circ\text{C}$	-	70	-	-	70	-				dB
Small Signal Bandwidth	$A_V = 0\text{dB}$ , $T_A = 25^\circ\text{C}$	-	3	-	-	3	-				MHz
Output Voltage	$T_A = 25^\circ\text{C}$	0.5	-	3.8	0.5	-	3.8				V
<b>Comparator Section:</b>											
Duty Cycle	% Each Output On	0	-	45	0	-	45				%
Input Threshold	Zero Duty Cycle	-	1	-	-	1	-				V
Input Threshold	Max. Duty Cycle	-	3.5	-	-	3.5	-				V
Input Bias Current		-	1	-	-	1	-				$\mu\text{A}$
<b>Current Limiter Section:</b>											
Sense Voltage	Pin 9 = 2V with Error Amplifier Set for Max Out, $T_A = 25^\circ\text{C}$	190	200	210	180	200	220				mV
Sense Voltage T.C.		-	0.2	-	-	0.2	-				$\text{mV}/^\circ\text{C}$
Common Mode Voltage		-1	-	+1	-1	-	+1				V
<b>Output Section: (Each Output)</b>											
Collector-Emitter Voltage		40	-	-	40	-	-				V
Collector Leakage Current	$V_{CE} = 40\text{V}$	-	0.1	50	-	0.1	50				$\mu\text{A}$
Saturation Voltage	$I_C = 50\text{mA}$	-	1	2	-	1	2				V
Emitter Output Voltage	$V_{IN} = 20\text{V}$	17	18	-	17	18	-				V
Rise Time	$R_C = 2\text{K ohm}$ , $T_A = 25^\circ\text{C}$	-	0.2	-	-	0.2	-				$\mu\text{S}$
Fall Time	$R_C = 2\text{K ohm}$ , $T_A = 25^\circ\text{C}$	-	0.1	-	-	0.1	-				$\mu\text{S}$
<b>Total Standby Current:</b>											
	$V_{IN} = 40\text{V}$	-	8	10	-	8	10				mA
(Excluding oscillator charging current, error and current limit dividers, and with outputs open)											

OPEN LOOP TEST CIRCUIT



# Regulating Pulse Width Modulator

## SG1524 / SG2524 / SG3524

### Oscillator

The oscillator in the SG1524 uses an external resistor ( $R_T$ ) to establish a constant charging current into an external capacitor ( $C_T$ ). While this uses more current than a series connected RC, it provides a linear ramp voltage on the capacitor which is also used as a reference for the comparator. The charging current is equal to  $3.6V \div R_T$  and should be kept within the range of approximately  $30 \mu A$  to 2 mA, i.e.,  $1.8k < R_T < 100k$ . The range of values for  $C_T$  also has limits as the discharge time of  $C_T$  determines the pulse width of the oscillator output pulse. This pulse is used (among other things) as a blanking pulse to both outputs to insure that there is no possibility of having both outputs on simultaneously during transitions. This output dead time relationship is shown in Figure 1. A pulse width below approximately 0.5 microseconds may allow false triggering of one output by removing the blanking pulse prior to the flip-flop's reaching a stable state. If small values of  $C_T$  must be used, the pulse width may still be expanded by adding a shunt capacitance ( $\approx 100$  pf) to ground at the oscillator output. (Note: Although the oscillator output is a convenient oscilloscope sync input, the cable and input capacitance may increase the blanking pulse width slightly.) Obviously, the upper limit to the pulse width is determined by the maximum duty cycle acceptable. Practical values of  $C_T$  fall between .001 and 1.0 mfd.

The oscillator period is approximately  $t = R_T C_T$  where  $t$  is in microseconds when  $R_T =$  ohms and  $C_T =$  microfarads.

The use of Figure 2 will allow selection of  $R_T$  and  $C_T$  for a wide range of operating frequencies. Note that for series regulator applications, the two outputs can be connected in parallel for an effective 0 - 90% duty cycle and the frequency of the oscillator is the frequency of the output. For push-pull applications, the outputs are separated and the flip-flop divides the frequency such that each output's duty cycle is 0 - 45% and the overall frequency is  $\frac{1}{2}$  that of the oscillator.

If it is desired to synchronize the SG1524 to an external clock, a pulse of  $\approx +3$  volts may be applied to the oscillator output terminal with  $R_T C_T$  set slightly greater than the clock period. The same considerations of pulse width apply. The impedance to ground at this point is approximately 2k ohms.

If two or more SG1524's must be synchronized together, the easiest method is to interconnect all pin 3 terminals, tie all pin 7's together and to a single  $C_T$ , leave all pin 6's open except one which is connected to a single  $R_T$ .




FIGURE 1. Output stage dead time as a function of the timing capacitor value.




FIGURE 2. Oscillator period as a function of  $R_T$  and  $C_T$ .

# Regulating Pulse Width Modulator

## SG1524 / SG2524 / SG3524

### Current Limiting

The current limiting circuitry of the SG1524 is shown in Figure 3.

By matching the base-emitter voltages of Q1 and Q2, and assuming negligible voltage drop across  $R_1$ ,



$$\begin{aligned} \text{Threshold} &= V_{BE} (Q1) + I_1 R_2 - V_{BE} (Q2) = I_1 R_2 \\ &\approx 200 \text{ mV} \end{aligned}$$

Although this circuit provides a relatively small threshold with a negligible temperature coefficient, there are some limitations to its use, the most important of which is the  $\pm 1$  volt common mode range which requires sensing in the ground line. Another factor to consider is that the frequency compensation provided by  $R_1 C_1$  and Q1 provides a roll-off pole at approximately 300 Hertz.

Since the gain of this circuit is relatively low, there is a

transition region as the current limit amplifier takes over pulse width control from the error amplifier. For testing purposes, threshold is defined as the input voltage to get 25% duty cycle with the error amplifier signaling maximum duty cycle.

If this current limit circuitry is unused, pins 4 and 5 should both be grounded.





# Precision General-Purpose Regulator

## SG1532 / SG2532 / SG3532

### DESCRIPTION

This monolithic integrated circuit is a versatile, general-purpose voltage regulator designed as a substantially improved replacement for the popular SG723 device. The SG1532 series regulators retain all the versatility of the SG723 but have the added benefits of operation with input voltages as low as 4.5 volts and as high as 50 volts; a low noise, low voltage reference; temperature compensated, low threshold current limiting; and protective circuits which include thermal shutdown and independent current limiting of both the reference and output voltages. Also included is a separate remote shutdown terminal and — in the dual-in-line package — open collector outputs for low input-output differential applications.

These devices are available in both hermetic 14-pin cerdip DIL and 10-pin TO-96 packages. In the T-package, these units are interchangeable with the LAS-1000 and LAS-1100 regulators. The SG1532 is rated for operation over the temperature range of -55°C to +125°C while the SG2532 and SG3532 are intended for industrial applications of 0°C to +70°C.


### FEATURES:

- Input voltage range of 4.5 to 50 volts
- 2.5 volt low noise reference
- Independent shutdown terminal
- Improved line and load regulation
- 80 mV current limit sense voltage
- Fully protected including thermal shutdown
- Useful output current to 150 mA


### ABSOLUTE MAXIMUM RATINGS:

Input Voltage	
SG1532/2532	50 Volts
SG3532	40 Volts
Output Current	250 mA
Reference Current	25 mA
Zener current (J-package only)	25 mA
Storage Temperature Range	-65°C to +150°C
Power Dissipation	
T-Package (TO-96)	800 mW
Derate Above 25°C	6.4 mW/°C
J-Package (TO-116)	1000 mW
Derate Above 25°C	8 mW/°C
Operating Temperature Range	
SG1532	-55°C to +125°C
SG2532 and SG3532	0°C to +70°C

### CONNECTION DIAGRAMS TOP VIEWS




T-Package (TO-96)




J-Package (TO-116)

### CHIP LAYOUT (J-pkg)



### SIMPLIFIED SCHEMATIC

Pins numbered for J-Package — T-Package numbers in parenthesis



# Precision General-Purpose Regulator


## SG1532 / SG2532 / SG3532

ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

PARAMETER	CONDITIONS	SG1532/2532			SG3532			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Voltage	$T_A = 25^\circ\text{C}$	4.5	—	50	4.5	—	40	Volts
Input Voltage	Over Temperature Range	4.7	—	50	4.7	—	40	Volts
Output Voltage		2.0	—	38	2.0	—	38	Volts
Max Output Current	$R_{SC} = 0, V_O = 0, T_A = 25^\circ\text{C}$	—	175	250	—	175	250	mA
Min ( $V_{IN} - V_O$ )	$I_O = 100 \text{ mA}, T_A = 25^\circ\text{C}$	—	1.7	2.0	—	1.7	2.0	Volts
Reference Voltage	$T_A = 25^\circ\text{C}$	2.40	2.50	2.60	2.40	2.50	2.60	Volts
Reference Voltage	Over Temperature Range	2.35	—	2.65	2.35	—	2.65	Volts
Temperature Stability		—	.005	.015	—	.005	.015	%/°C
Ref Short Ckt Current	$V_{REF} = 0, T_A = 25^\circ\text{C}$	—	15	25	—	15	25	mA
Line Regulation	$8\text{V} \leq V_{IN} \leq 40\text{V}$	—	.005	.01	—	.005	.02	%/V
Line Regulation	$8\text{V} \leq V_{IN} \leq 20\text{V}, I_O = 25 \text{ mA}$	—	.01	.02	—	.01	.03	%/V
Load Regulation	$1 \text{ mA} \leq I_O \leq 25 \text{ mA}$	—	.002	.004	—	.002	.004	%/mA
Load Regulation	$1 \text{ mA} \leq I_O \leq 100 \text{ mA}$	—	.002	.005	—	.002	.005	%/mA
Current Limit Sense Voltage	$R_{SC} = 100\Omega, V_O = 0$	.06	.08	.10	.06	.08	.10	Volts
Shutdown Voltage Threshold		.40	.70	1.0	.40	.70	1.0	Volts
Shutdown Source Current	$V_O = \text{high}$	100	200	300	100	200	300	$\mu\text{A}$
Zener Voltage	J-Package only	6.0	6.4	7.0	6.0	6.4	7.0	Volts
Standby Current	$V_{IN} = 40\text{V}$	—	2.5	3.5	—	2.5	3.5	mA
Error Amplifier Offset Voltage		—	2.0	10	—	2.0	15	mV
Error Amplifier Input Bias Current		—	4	15	—	4	20	$\mu\text{A}$
Open Loop Gain	$T_A = 25^\circ\text{C}$	66	68	72	60	68	72	dB
Ripple Rejection	$f = 120\text{Hz}, T_A = 25^\circ\text{C}$	—	66	—	—	66	—	dB
Output Noise	$10\text{Hz} \leq f \leq 100\text{kHz}, T_A = 25^\circ\text{C}$	—	50	—	—	50	—	$\mu\text{V}_{\text{rms}}$
Long Term Stability	$V_{IN} = 30\text{V}, T_A = 125^\circ\text{C}$	—	0.3	1.0	—	0.3	1.0	%/kHr
Thermal Shutdown		—	175	—	—	175	—	°C

Note 1: Unless otherwise specified,  $V_{IN} = 10\text{V}, V_O = 5\text{V}, I_O = 1 \text{ mA}, T_A$  - specified operating range.


Note 2: All regulation specifications are measured at constant junction temperature using low duty-cycle pulse test.




# Precision General-Purpose Regulator

## SG1532 / SG2532 / SG3532


### STANDBY CURRENT




### MINIMUM INPUT - OUTPUT VOLTAGE




### CURRENT LIMITING




### RIPPLE REJECTION



### FREQUENCY RESPONSE



### TRANSIENT RESPONSE




# Precision General-Purpose Regulator

## SG1532 / SG2532 / SG3532

### APPLICATIONS

#### BASIC LOW CURRENT REGULATOR



$$V_O = V_{REF} \left( 1 + \frac{R_1}{R_2} \right)$$


$$R_3 = \frac{R_1 R_2}{R_1 + R_2}$$

$$I_{SC} = \frac{\text{Sense Voltage}}{R_{SC}}$$

$C_C = 1000 \text{ PF}$

$I_O$  to 100 mA

#### HIGH CURRENT REGULATOR WITH FOLDBACK CURRENT LIMITING AND REMOTE SHUTDOWN



Output Voltage = 5V

Max Output Current = 8A

Min  $V_{IN}$  at No Load = 6.9V


Min  $V_{IN}$  at 5A = 8.2V

Line Reg 10 - 30V = 3 mV

Load Reg 0 - 5A = 17 mV

Short Circuit Current = 1.8A


#### HIGH EFFICIENCY, LOW VOLTAGE REGULATOR



Output Voltage = 5V  
Max Output Current = 9A  
Min  $V_{IN}$  at 5A = 7.0V

Line Reg 7 - 20V = 10 mV  
Load Reg 0 - 5A = 25 mV  
Constant Current Limiting

#### 90% EFFICIENT LINEAR REGULATOR



Output Voltage = 5V (Note 1)  
Max Output Current = 3A (Note 2)  
Min  $(V_{IN} - V_O)$  at 2A = 0.4V  
Line Reg 6 - 30V = 10 mV  
Load Reg 0 - 2A = 20 mV

#### Notes:

1. For output voltages above 8 volts and load currents which allow PNP base current to be limited to 25 mA, the internal zener may be used, eliminating the need for the two external diodes and the divider on VREF.

2. RSC can be eliminated if the 200 mA current limit on  $V_O$  is adequate. Overall current limiting is dependent upon PNP  $\beta$ . For greater accuracy, load current may be sensed in the ground line.

# Dual-Polarity Tracking Regulators

## SG1568/1468

SG1568/1468 is a dual polarity tracking regulator designed to provide balanced positive and negative output voltages at currents to 100mA. The device is set internally for  $\pm 15V$  outputs but a single external adjustment can be used to change both outputs simultaneously from 14.5 to 20 volts. Input voltages up to  $\pm 30$  volts can be used and there is provision for adjustable current limiting.

- Outputs balanced to within 1% (SG1568)
- Line and load regulation of 0.06%
- 1% maximum output variation due to temperature changes
- Standby current drain of 3.0mA
- Remote sensing provisions


PARAMETERS*	SG1568	SG1468	UNIT
Operating Temperature Range	-55 to +125	0 to +75	°C
Package Types	T, J	T, J, N	-
Peak Load Current	100		mA
Storage Junction Temp Range	-65 to +175		°C
Output Voltage	14.8/15.2	14.5/15.5	V
Input Voltage	30	30	V
Input-Output Voltage Differential	2.0	2.0	V
Output Voltage Balance	$\pm 150$	$\pm 300$	mV
Line Regulation Voltage ( $V_{in} = 18V$ to $30V$ ) ( $T_{low}^1$ to $T_{high}^2$ )	10 20	10 20	mV
Load Regulation Voltage ( $I_L = 0$ to $50$ mA, $T_J = \text{constant}$ ) ( $T_A = T_{low}$ to $T_{high}$ )	10 30	10 30	mV
Output Voltage Range	14.5/20	14.5/20	V
Ripple Rejection ( $f = 120\text{Hz}$ )	75 (typ)	75 (typ)	dB
Output Voltage Temperature Stability ( $T_{low}$ to $T_{high}$ )	1.0	1.0	%
Short-Circuit Current Limit ( $R_{SC} = 10$ ohms)	60 (typ)	60 (typ)	mA
Output Noise Voltage ( $BW = 100\text{Hz} - 10\text{kHz}$ )	100 (typ)	100 (typ)	$\mu V$ (rms)
Positive Standby Current ( $V_{in} = +30V$ )	4.0	4.0	mA
Negative Standby Current ( $V_{in} = -30V$ )	3.0	3.0	mA
Long-Term Stability	0.2 (typ)	0.2 (typ)	%/k Hr

( $V_{CC} = +20V$ ,  $V_{EE} = -20V$ ,  $C_1 = C_2 = 1500$  pF,  $C_3 = C_4 = 1.0$   $\mu F$ ,  $R_{SC}^+ = R_{SC}^- = 4.0\Omega$ ,  $I_L^+ = I_L^- = 0$ ,  $T_C = +25^\circ C$  unless otherwise noted.)

<sup>1</sup> $T_{low} = 0^\circ C$  for 1468  
 $= -55^\circ C$  for 1568

<sup>2</sup> $T_{high} = +75^\circ C$  for 1468  
 $= +125^\circ C$  for 1568




### Basic 50 mA Regulator



$C_1$  and  $C_2$  should be located as close to the device as possible. A  $0.1\mu F$  ceramic capacitor may be required on the input lines if the device is located an appreciable distance from the rectifier filter capacitors.


$C_3$  and  $C_4$  may be increased to improve load transient response and to reduce the output noise voltage. At low temperature operation it may be necessary to bypass  $C_4$  with a  $0.1\mu F$  ceramic disc capacitor.

### CONNECTION DIAGRAMS



SG1568/1468 Chip (See J-Package diagram for pad functions)

### $\pm 1.5$ Amp Regulator (Short Circuit Protected, with Proper Heatsinking)



See Applications Notes for additional information.

# Dual Tracking Voltage Regulator

## SG4194

### DESCRIPTION

The SG4194 is a dual polarity tracking regulator designed to provide balanced or unbalanced output voltages at currents up to 200 mA. Both output voltages may be programmed between the limits of  $\pm 100$  mV and  $\pm 42$  volts by a single resistor. A balance terminal allows adjustment for non-symmetrical positive and negative output voltages.

This device is designed for ease of application with a minimal number of external components. In addition, internal current limiting and thermal shutdown provide full overload protection.


The SG4194 regulator is available in two package types to meet a wide range of dissipation requirements. The R (TO-66) power package is rated at 3W at  $T_A = 25^\circ\text{C}$ , while the J (TO-116) 14-pin ceramic DIP will dissipate 1W at  $T_A = 25^\circ\text{C}$ .

- Simultaneously adjustable outputs with one resistor to  $\pm 42\text{V}$
- Load current  $\pm 200\text{mA}$
- Internal thermal shutdown at  $T = 175^\circ\text{C}$
- Provision for  $\pm\text{V}$  unbalancing
- 3W power dissipation
- .2% load regulation


### ABSOLUTE MAXIMUM RATINGS

Input Voltage $\pm\text{V}$ to Ground	SG4194: $\pm 45\text{V}$ SG4194C: $\pm 35\text{V}$
Input-Output Voltage Differential	SG4194: $\pm 45\text{V}$ SG4194C: $\pm 35\text{V}$
Power Dissipation at $T_A = 25^\circ\text{C}$	
J Package	1.0W
Derate above $25^\circ\text{C}$	8 mW/ $^\circ\text{C}$
R Package	3.0W
Derate above $25^\circ\text{C}$	24 mW/ $^\circ\text{C}$
Load Current	
J Package	150 mA
R Package	250 mA
Operation Junction Temperature Range	
SG4194	$-55^\circ\text{C}$ to $+150^\circ\text{C}$
SG4194C	$0^\circ\text{C}$ to $+125^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10s)	$+300^\circ\text{C}$




### Balanced Output Voltage —



### Unbalanced Output Voltage —



### CONNECTION DIAGRAMS



R-Package Pin Numbers

### ELECTRICAL CHARACTERISTICS

PARAMETER	CONDITIONS	SG4194			SG4194C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Line Regulation	$\Delta V_{in} = 0.1V_{in}$		0.02	0.1		0.02	0.1	% $V_{out}$
Load Regulation	4194R: $I_L = 1$ to $200$ mA 4194J: $I_L = 1$ to $100$ mA		0.001	0.002		0.001	0.004	% $V_o/mA$
TC of Output Voltage			0.002	0.015		0.003	0.015	%/ $^\circ\text{C}$
Stand-By Current Drain (Note 1)	$V_{in} = V_{max}$ , $V_o = 0\text{V}$		+0.3	+1.0		+0.3	+1.5	mA
	$V_{in} = V_{max}$ , $V_o = 0\text{V}$		-1.2	-2.0		-1.2	-3.0	
Input Voltage Range		$\pm 9.5$		$\pm 45$	$\pm 9.5$		$\pm 35$	V
Output Voltage Scale Factor	$R_{set} = 71.5\text{K}$ , $T_j = 25^\circ\text{C}$	2.45	2.5	2.55	2.38	2.5	2.62	$\text{K}\Omega/\text{V}$
Output Voltage Range	$R_{set} = 71.5\text{K}$	0.10		$\pm 42$	0.10		$\pm 32$	V
Output Voltage Tracking				1.0			2.0	%
Ripple Rejection	$f = 120\text{Hz}$ , $T_j = 25^\circ\text{C}$		70			70		dB
Input-Output Voltage Differential	$I_L = 50\text{mA}$	3.0			3.0			V
Output Short Circuit Current	$V_{in} = \pm 30\text{V Max}$		300			300		mA
Output Noise Voltage	$C_L = 4.7\mu\text{F}$ , $V_o = \pm 15\text{V}$ $f = 10\text{Hz}$ to $100\text{kHz}$		250			250		$\mu\text{V RMS}$
Internal Thermal Shutdown			175			175		$^\circ\text{C}$

Note 1:  $\pm I_{Quiescent}$  will increase by  $50\mu\text{A}/V_{out}$  on positive side and  $100\mu\text{A}/V_{out}$  on negative side.

# Voltage Regulators


## SG7800/140/340 Series — 3-Terminal Positive Regulators

The SG7800/140/340 series of voltage regulators are monolithic integrated circuits designed to provide fixed output voltages at currents in excess of one amp. These devices feature self-contained protective features which make them essentially blow-out proof. These consist of peak current limiting, safe-area control, and thermal shutdown for protection against excessive power dissipation.

In addition to providing fixed voltages by themselves, these regulators can be used with external components for adjustable outputs and are available in TO-220 as well as hermetically sealed TO-39, TO-66 and TO-3 power packages.


- Output current in excess of one amp
- Internal thermal shutdown protection
- Self-contained foldback current limiting
- Hermetically sealed steel power package

Input voltage	+35V, except +40 for SG7824
Power dissipation (Note 1)	Internally limited
Storage temperature range	-65° to +150° C
Operating junction temperature range	
SG7800 series	0 to +150° C
SG7800C series	0 to +125° C
SG140 series	-55° C to +150° C
SG240 series	0 to +150° C
SG340 series	0 to +125° C
Lead temperature (soldering, 10 sec.)	+300° C




### SG7800/SERIES SUMMARY

Part No.	Description
SG7805/7805C, SG140-05/340-05	Positive 5-Volt Regulator
SG7806/7806C, SG140-06/340-06	Positive 6-Volt Regulator
SG7808/7808C, SG140-08/340-08	Positive 8-Volt Regulator
SG7812/7812C, SG140-12/340-12	Positive 12-Volt Regulator
SG7815/7815C, SG140-15/340-15	Positive 15-Volt Regulator
SG7818/7818C, SG140-18/340-18	Positive 18-Volt Regulator
SG7824/7824C, SG140-24/340-24	Positive 24-Volt Regulator





### APPLICATIONS



NOTES:

- + Increasing value of output capacitor increases system transient response.
- ++ Required only if regulator is located an appreciable distance from power supply filter.





**7800/140 ELECTRICAL CHARACTERISTICS** (See Notes 1 & 2)

DEVICE TYPE		7805 140-05			7806 140-06			7808 140-08			7812 140-12			7815 140-15			7818 140-18			7824 140-24			Units
NOMINAL OUTPUT VOLTAGE		5			6			8			12			15			18			24			Volts
INPUT VOLTAGE (Unless Otherwise Noted)		10			11			14			19			23			27			33			Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T_j = 25^\circ\text{C}$	4.8		5.2	5.75		6.25	7.7		8.3	11.5		12.5	14.4		15.6	17.3		18.7	23.0		25.0	Volts
Line Regulation (Note 4)	$T_j = 25^\circ\text{C}$	5 50			6 60			8 80			12 120			15 150			20 180			25 240		mV	
		(7V $\leq$ $V_{IN} \leq$ 25V)			(8V $\leq$ $V_{IN} \leq$ 25V)			(10.5V $\leq$ $V_{IN} \leq$ 25V)			(14.5V $\leq$ $V_{IN} \leq$ 30V)			(17.5V $\leq$ $V_{IN} \leq$ 30V)			(21V $\leq$ $V_{IN} \leq$ 33V)			(27V $\leq$ $V_{IN} \leq$ 38V)			
Line Regulation (Note 4)	$T_j = 25^\circ\text{C}$	5 25			6 30			8 40			12 60			15 75			20 90			25 120		mV	
		(8V $\leq$ $V_{IN} \leq$ 12V)			(9V $\leq$ $V_{IN} \leq$ 13V)			(11V $\leq$ $V_{IN} \leq$ 17V)			(16V $\leq$ $V_{IN} \leq$ 22V)			(20V $\leq$ $V_{IN} \leq$ 26V)			(24V $\leq$ $V_{IN} \leq$ 30V)			(30V $\leq$ $V_{IN} \leq$ 36V)			
Load Regulation	$T_j = 25^\circ\text{C}$																						
R, K-Package T-Package (Note 3)	$5\text{ mA} \leq I_O \leq 1.5\text{ A}$	15	50		20	60		24	80		28	120		30	150		40	180		50	240	mV	
	$5\text{ mA} \leq I_O \leq 500\text{ mA}$	5	25		6	30		7	40		8	60		10	75		12	90		16	120	mV	
Load Regulation	$T_j = 25^\circ\text{C}$																						
R, K-Package T-Package (Note 3)	$250\text{ mA} \leq I_O \leq 750\text{ mA}$	15	25		20	30		24	40		28	60		30	75		40	90		50	120	mV	
	$100\text{ mA} \leq I_O \leq 250\text{ mA}$	5	15		6	15		7	20		8	30		10	40		12	45		16	60	mV	
Total Output Voltage Tolerance	$\Delta I_O$ Range K-Pkg: $5\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 20\text{ W}$ T-Pkg: $5\text{ mA} \leq I_O \leq 200\text{ mA}$ , $P \leq 2\text{ W}$ R-Pkg: $5\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{ W}$	4.75		5.25	5.7		6.3	7.6		8.4	11.4		12.6	14.25		15.75	17.1		18.9	22.8		25.2	Volts
		(8V $\leq$ $V_{IN} \leq$ 20V)			(9V $\leq$ $V_{IN} \leq$ 21V)			(11.5V $\leq$ $V_{IN} \leq$ 23V)			(15.5V $\leq$ $V_{IN} \leq$ 27V)			(18.5V $\leq$ $V_{IN} \leq$ 30V)			(22V $\leq$ $V_{IN} \leq$ 33V)			(28V $\leq$ $V_{IN} \leq$ 38V)			
Quiescent Current	$T_j = 25^\circ\text{C}$	4	6.0		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0	mA	
$\Delta V_{IN}$ Range	$T_j = -55^\circ\text{C}$ to $+150^\circ\text{C}$	(8V $\leq$ $V_{IN} \leq$ 25V)			(9V $\leq$ $V_{IN} \leq$ 25V)			(11.5V $\leq$ $V_{IN} \leq$ 25V)			(15V $\leq$ $V_{IN} \leq$ 30V)			(18.5V $\leq$ $V_{IN} \leq$ 30V)			(22V $\leq$ $V_{IN} \leq$ 33V)			(28V $\leq$ $V_{IN} \leq$ 38V)			
Quiescent Current Change	Over Line Regulation Range			1.3			1.3			1.0			1.0			1.0			1.0			1.0	mA
	Over Load Regulation Range			0.5			0.5			0.5			0.5			0.5			0.5			0.5	mA
Long Term Stability	1000 hours at $T_j = 125^\circ\text{C}$			20			24			32			48			60			72			96	mV
Temperature Coefficient	$I_O = 5\text{ mA}$	-0.5			-0.5			-0.6			-0.8			-1.0			-1.2			-1.5			mV/ $^\circ\text{C}$
Ripple Rejection	$f = 120\text{ Hz}$ , $\Delta V_{IN} = 10\text{ V}$	78			75			72			71			70			69			66			dB
Output Noise Voltage	$T_j = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$	40			45			52			75			90			110			170			$\mu\text{V rms}$
Dropout Voltage	$T_j = 25^\circ\text{C}$ , $I_O = 1.0\text{ A}$ (K-Pkg. only)	2.0			2.0			2.0			2.0			2.0			2.0			2.0			Volts
Short Circuit Current	$T_j = 25^\circ\text{C}$ (Note 5)	2.1			2.0			1.8			1.5			1.3			1.0			0.7			Amps
Peak Output Current	$T_j = 25^\circ\text{C}$	2.5			2.5			2.5			2.5			2.2			2.2			2.2			Amps
Thermal Shutdown	$I_O = 5\text{ mA}$	175			175			175			175			175			175			175			$^\circ\text{C}$

 1.  $T_j = -55^\circ\text{C}$  to  $+150^\circ\text{C}$ ,  $I_{OUT} = 500\text{ mA}$  for R, K-Package and  $100\text{ mA}$  for T-Package, unless otherwise noted.

2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

 3. Specifications at operating currents above  $500\text{ mA}$  do not apply to T-Package.

 4.  $\Delta V_{IN}$  min. @  $-55^\circ\text{C}$  must maintain an input/output differential of  $2.5\text{ V}$ .

 5. Short circuit protection is only assured over  $\Delta V_{IN}$  range.

**7800C/340 ELECTRICAL CHARACTERISTICS** (See Notes 1 & 2)

DEVICE TYPE		7805C 340-05			7806C 340-06			7808C 340-08			7812C 340-12			7815C 340-15			7818C 340-18			7824C 340-24			Units
NOMINAL OUTPUT VOLTAGE		5			6			8			12			15			18			24			Volts
INPUT VOLTAGE (Unless Otherwise Noted)		10			11			14			19			23			27			33			Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T_j = 25^\circ\text{C}$	4.8		5.2	5.75		6.25	7.7		8.3	11.5		12.5	14.4		15.6	17.3		18.7	23.0		25.0	Volts
Line Regulation	$T_j = 25^\circ\text{C}$ $(7\text{V} \leq V_{IN} \leq 25\text{V})$		5	100		6	120		8	160		12	240		15	300		20	360		25	480	mV
Line Regulation	$T_j = 25^\circ\text{C}$ $(8\text{V} \leq V_{IN} \leq 12\text{V})$		5	50		6	60		8	80		12	120		15	150		20	180		25	240	mV
Load Regulation	$T_j = 25^\circ\text{C}$ P, R, K-Package T-Package (Note 3) $5\text{ mA} \leq I_O \leq 1.5\text{ A}$ $5\text{ mA} \leq I_O \leq 500\text{ mA}$		15	100		20	120		24	160		28	240		30	300		40	360		50	480	mV
Load Regulation	$T_j = 25^\circ\text{C}$ P, R, K-Package T-Package (Note 3) $250\text{ mA} \leq I_O \leq 750\text{ mA}$ $100\text{ mA} \leq I_O \leq 250\text{ mA}$		15	50		20	60		24	80		28	120		30	150		40	180		50	240	mV
Total Output Voltage Tolerance	$\Delta I_O$ Range K-Pkg: $5\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 20\text{W}$ T-Pkg: $5\text{ mA} \leq I_O \leq 200\text{ mA}$ , $P \leq 2\text{W}$ P, R-Pkg: $5\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{W}$	4.75		5.25	5.7		6.3	7.6		8.4	11.4		12.6	14.25		15.75	17.1		18.9	22.8		25.2	Volts
Quiescent Current	$T_j = 25^\circ\text{C}$		4	8.0		4	8.0		4	8.0		4	8.0		4	8.0		4	8.0		4	8.0	mA
$\Delta V_{IN}$ Range	$T_j = 0^\circ\text{C}$ to $+125^\circ\text{C}$			$(7\text{V} \leq V_{IN} \leq 25\text{V})$			$(8\text{V} \leq V_{IN} \leq 25\text{V})$			$(10.5\text{V} \leq V_{IN} \leq 25\text{V})$			$(14.5\text{V} \leq V_{IN} \leq 30\text{V})$			$(17.5\text{V} \leq V_{IN} \leq 30\text{V})$			$(21\text{V} \leq V_{IN} \leq 33\text{V})$			$(27\text{V} \leq V_{IN} \leq 38\text{V})$	
Quiescent Current Change	With Line $\Delta V_{IN}$ Range With Load $\Delta I_O$ Range			1.3			1.3			1.0			1.0			1.0			1.0			1.0	mA
Long Term Stability	1000 hours at $T_j = 125^\circ\text{C}$			20			24			32			48			60			72			96	mV
Temperature Coefficient	$I_O = 5\text{ mA}$		-0.5			-0.5		-0.6		-0.8			-1.0			-1.2			-1.5				mV/ $^\circ\text{C}$
Ripple Rejection	$f = 120\text{ Hz}$ , $\Delta V_{IN} = 10\text{V}$		78			75		72		71			70			69			66				dB
Output Noise Voltage	$T_j = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		40			45		52		75			90			110			170				$\mu\text{V rms}$
Dropout Voltage	$T_j = 25^\circ\text{C}$ , $I_O = 1.0\text{ A}$ (K-Pkg. only)		2.0			2.0		2.0		2.0			2.0			2.0			2.0				Volts
Short Circuit Current	$T_j = 25^\circ\text{C}$ (Note 4)		2.1			2.0		1.8		1.5			1.3			1.0			0.7				Amps
Peak Output Current	$T_j = 25^\circ\text{C}$		2.5			2.5		2.5		2.5			2.2			2.2			2.2				Amps
Thermal Shutdown	$I_O = 5\text{ mA}$		175			175		175		175			175			175			175				$^\circ\text{C}$

**Voltage Regulators**

35

 1.  $T_j = 0^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $I_{OJT} = 500\text{ mA}$  for P, R, K-Package and  $100\text{ mA}$  for T-Package, unless otherwise noted.  
 2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

 3. Specifications at operating currents above  $500\text{ mA}$  do not apply to T-Package.  
 4. Short circuit protection is only assured over  $\Delta V_{IN}$  range.

# Precision Positive Fixed Voltage Regulators

## SG7800A / SG7800AC


The SG7800A and SG7800AC series of voltage regulators are monolithic integrated circuits designed to provide fixed output voltages at currents in excess of one amp. These units feature a unique on-chip trimming system to set the output voltage to within  $\pm 1.5\%$  of nominal. In addition, improvements in output voltage capability and line and load regulation have made these devices substantially superior while being completely interchangeable with the standard SG7800, SG140 and SG340 series devices.

All protective features of thermal shutdown, current limiting, and safe-area control have been designed into these units with added reliability offered by the hermetically sealed TO-39, TO-66 and TO-3 power packages. The commercial grade is also available in TO-220 package.

### ABSOLUTE MAXIMUM RATINGS:


Input voltage	50 volts
Power dissipation (Note 1)	Internally limited
Operating junction temperature range	
SG7800A series	-55° C to +150° C
SG7800AC series	0° C to +125° C
Storage temperature range	-65° C to +150° C
Lead temperature (soldering, 10 sec)	300° C

- Output voltage set to within  $\pm 1.5\%$  tolerance
- Input voltage range to 50 volts max
- Output current to 1.5 amp
- Improved line and load regulation
- Complete self-contained protective features
- Hermetically sealed steel power package




### APPLICATIONS


#### ADJUSTABLE OUTPUT REGULATOR, 7 TO 30 VOLTS




#### CURRENT REGULATOR



#### CIRCUIT FOR INCREASING OUTPUT VOLTAGE




#### FIXED OUTPUT REGULATOR



\*INCREASING VALUE OF OUTPUT CAPACITOR IMPROVES SYSTEM TRANSIENT RESPONSE  
REQUIRED ONLY IF REGULATOR IS LOCATED AN APPRECIABLE DISTANCE FROM POWER SUPPLY FILTER


#### DUAL POLARITY, TRIMMED SUPPLY



THIS CIRCUIT WILL ALLOW EACH OUTPUT TO BE ADJUSTED APPROXIMATELY  $\pm 1$  VOLT AROUND ITS NOMINAL VALUE. OTHER VOLTAGES MAY BE ACCOMMODATED BY MERELY CHANGING THE CIRCUIT VALUES AND/OR REGULATORS.


THE OUTPUT DIODES ARE NECESSARY IF POLARITY REVERSALS DUE TO INADVERTANT OVERLOADS OR INPUT VOLTAGE SEQUENCING ARE POSSIBLE.

#### HIGH OUTPUT CURRENT, SHORT CIRCUIT PROTECTED




### PACKAGES

P-Package  
TO-220  
Front  
View




1 - Input  
2 - Output  
3 - Ground  
Tab - Ground



K-Package  
TO-3

R-Package  
TO-66

### TOP VIEWS



T-Package  
TO-39

**7800A ELECTRICAL CHARACTERISTICS** (See Notes 1 & 2)

DEVICE TYPE		7805A			7806A			7808A			7812A			7815A			7818A			7824A			Units
NOMINAL OUTPUT VOLTAGE		5			6			8			12			15			18			24			Volts
INPUT VOLTAGE (Unless Otherwise Noted)		10			11			14			19			23			27			33			Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T_j = 25^\circ\text{C}$	4.9		5.1	5.9		6.1	7.85		8.15	11.8		12.2	14.8		15.2	17.7		18.3	23.6		24.4	Volts
Line Regulation (Note 4)	$T_j = 25^\circ\text{C}$ $(7\text{V} \leq V_{\text{IN}} \leq 25\text{V})$		5	25		6	30		8	40		12	60		15	75		20	90		25	120	mV
Line Regulation (Note 4)	$T_j = 25^\circ\text{C}$ $(8\text{V} \leq V_{\text{IN}} \leq 25\text{V})$		5	12		6	15		8	20		12	30		15	40		20	45		25	60	mV
Load Regulation R, K-Package T-Package (Note 3)	$T_j = 25^\circ\text{C}$ $5\text{ mA} \leq I_O \leq 1.5\text{ A}$ $5\text{ mA} \leq I_O \leq 500\text{ mA}$		15	50		20	60		24	70		28	80		30	100		40	120		50	160	mV
			5	25		6	30		7	35		8	40		10	50		12	60		16	80	mV
Load Regulation R, K-Package T-Package (Note 3)	$T_j = 25^\circ\text{C}$ $250\text{ mA} \leq I_O \leq 750\text{ mA}$ $100\text{ mA} \leq I_O \leq 250\text{ mA}$		15	25		20	30		24	35		28	40		30	50		40	60		50	80	mV
			5	12		6	15		7	17		8	20		10	25		12	30		16	40	mV
Total Output Voltage Tolerance	$\Delta I_O$ Range K-Pkg: $5\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 20\text{ W}$ T-Pkg: $5\text{ mA} \leq I_O \leq 200\text{ mA}$ , $P \leq 2\text{ W}$ R-Pkg: $5\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{ W}$	4.8		5.2	5.8		6.2	7.75		8.25	11.7		12.3	14.6		15.4	17.5		18.5	23.3		24.7	Volts
Quiescent Current	$T_j = 25^\circ\text{C}$		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0	mA
$\Delta V_{\text{IN}}$ Range	$T_j = -55^\circ\text{C}$ to $+150^\circ\text{C}$			$(8\text{V} \leq V_{\text{IN}} \leq 25\text{V})$			$(9\text{V} \leq V_{\text{IN}} \leq 25\text{V})$			$(11.5\text{V} \leq V_{\text{IN}} \leq 23\text{V})$			$(15.5\text{V} \leq V_{\text{IN}} \leq 27\text{V})$			$(18.5\text{V} \leq V_{\text{IN}} \leq 30\text{V})$			$(22\text{V} \leq V_{\text{IN}} \leq 33\text{V})$			$(28\text{V} \leq V_{\text{IN}} \leq 38\text{V})$	
Quiescent Current Change	With Line $\Delta V_{\text{IN}}$ Range With Load $\Delta I_O$ Range			1.3			1.3			1.0			1.0			1.0			1.0			1.0	mA
				0.5			0.5			0.5			0.5			0.5			0.5			0.5	mA
Long Term Stability	1000 hours at $T_j = 125^\circ\text{C}$			20			24			32			48			60			72			96	mV
Temperature Coefficient	$I_O = 5\text{ mA}$		-0.5			-0.5			-0.6			-0.8			-1.0				-1.2			-1.5	mV/°C
Ripple Rejection	$f = 120\text{ Hz}$ , $\Delta V_{\text{IN}} = 10\text{ V}$		78			75			72			71			70				69			66	dB
Output Noise Voltage	$T_j = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		40			45			52			75			90				110			170	$\mu\text{V rms}$
Dropout Voltage	$T_j = 25^\circ\text{C}$ , $I_O = 1.0\text{ A}$ (K-Pkg. only)		2.0			2.0			2.0			2.0			2.0				2.0			2.0	Volts
Short Circuit Current	$T_j = 25^\circ\text{C}$ (Note 5)		2.1			2.0			1.8			1.5			1.3				1.0			0.7	Amps
Peak Output Current	$T_j = 25^\circ\text{C}$		2.5			2.5			2.5			2.5			2.2				2.2			2.2	Amps
Thermal Shutdown	$I_O = 5\text{ mA}$		175			175			175			175			175				175			175	°C

1.  $T_A = -55^\circ\text{C}$  to  $+150^\circ\text{C}$ ,  $I_{\text{OUT}} = 500\text{ mA}$  for R, K-Package and  $100\text{ mA}$  for T-Package, unless otherwise noted.  
2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

4.  $\Delta V_{\text{IN}}$  min. @  $-55^\circ\text{C}$  must maintain an input/output differential of 2.5V.  
5. Short circuit protection is only assured over  $\Delta V_{\text{IN}}$  range.

**7800AC ELECTRICAL CHARACTERISTICS** (See Notes 1 & 2)

DEVICE TYPE		7805AC			7806AC			7808AC			7812AC			7815AC			7818AC			7824AC			Units
NOMINAL OUTPUT VOLTAGE		5			6			8			12			15			18			24			Volts
INPUT VOLTAGE (Unless Otherwise Noted)		10			11			14			19			23			27			33			Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T_j = 25^\circ\text{C}$	4.9		5.1	5.9		6.1	7.85		8.15	11.8		12.2	14.8		15.2	17.7		18.3	23.6		24.4	Volts
Line Regulation	$T_j = 25^\circ\text{C}$		5	50		6	60		8	80		12	120		15	150		20	180		25	240	mV
		$(7\text{V} \leq V_{IN} \leq 25\text{V})$			$(8\text{V} \leq V_{IN} \leq 25\text{V})$			$(10.5\text{V} \leq V_{IN} \leq 25\text{V})$			$(14.5\text{V} \leq V_{IN} \leq 30\text{V})$			$(17.5\text{V} \leq V_{IN} \leq 30\text{V})$			$(21\text{V} \leq V_{IN} \leq 33\text{V})$			$(27\text{V} \leq V_{IN} \leq 38\text{V})$			
Line Regulation	$T_j = 25^\circ\text{C}$		5	25		6	30		8	40		12	60		15	75		20	90		25	120	mV
		$(8\text{V} \leq V_{IN} \leq 12\text{V})$			$(9\text{V} \leq V_{IN} \leq 13\text{V})$			$(11\text{V} \leq V_{IN} \leq 17\text{V})$			$(16\text{V} \leq V_{IN} \leq 22\text{V})$			$(20\text{V} \leq V_{IN} \leq 26\text{V})$			$(24\text{V} \leq V_{IN} \leq 30\text{V})$			$(30\text{V} \leq V_{IN} \leq 36\text{V})$			
Load Regulation	$T_j = 25^\circ\text{C}$																						
P, R, K-Package	$5\text{ mA} \leq I_O \leq 1.5\text{ A}$		15	50		20	60		24	80		28	120		30	150		40	180		50	240	mV
T-Package (Note 3)	$5\text{ mA} \leq I_O \leq 500\text{ mA}$		5	25		6	30		7	40		8	60		10	75		12	90		16	120	mV
Load Regulation	$T_j = 25^\circ\text{C}$																						
P, R, K-Package	$250\text{ mA} \leq I_O \leq 750\text{ mA}$		15	25		20	30		24	40		28	60		30	75		40	90		50	120	mV
T-Package (Note 3)	$100\text{ mA} \leq I_O \leq 250\text{ mA}$		5	15		6	15		7	20		8	30		10	40		12	45		16	60	mV
Total Output Voltage Tolerance	$\Delta I_O$ Range K-Pkg: $5\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 20\text{W}$ T-Pkg: $5\text{ mA} \leq I_O \leq 200\text{ mA}$ , $P \leq 2\text{W}$ P, R-Pkg: $5\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{W}$	4.8		5.2	5.8		6.2	7.75		8.25	11.7		12.3	14.6		15.4	17.5		18.5	23.3		24.7	Volts
		$(7\text{V} \leq V_{IN} \leq 20\text{V})$			$(8\text{V} \leq V_{IN} \leq 21\text{V})$			$(10.5 \leq V_{IN} \leq 23\text{V})$			$(14.5\text{V} \leq V_{IN} \leq 27\text{V})$			$(17.5\text{V} \leq V_{IN} \leq 30\text{V})$			$(21\text{V} \leq V_{IN} \leq 33\text{V})$			$(27\text{V} \leq V_{IN} \leq 38\text{V})$			
Quiescent Current	$T_j = 25^\circ\text{C}$		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0		4	6.0	mA
$\Delta V_{IN}$ Range	$T_j = 0^\circ\text{C}$ to $+125^\circ\text{C}$																						
		$(7\text{V} \leq V_{IN} \leq 25\text{V})$			$(8\text{V} \leq V_{IN} \leq 25\text{V})$			$(10.5\text{V} \leq V_{IN} \leq 25\text{V})$			$(14.5\text{V} \leq V_{IN} \leq 30\text{V})$			$(17.5\text{V} \leq V_{IN} \leq 30\text{V})$			$(21\text{V} \leq V_{IN} \leq 33\text{V})$			$(27\text{V} \leq V_{IN} \leq 38\text{V})$			
Quiescent Current Change	With Line $\Delta V_{IN}$ Range			1.3			1.3			1.0			1.0			1.0			1.0			1.0	mA
	With Load $\Delta I_O$ Range			0.5			0.5			0.5			0.5			0.5			0.5			0.5	mA
Long Term Stability	1000 hours at $T_j = 125^\circ\text{C}$			20			24			32			48			60			72			96	mV
Temperature Coefficient	$I_O = 5\text{ mA}$		-0.5			-0.5			-0.6			-0.8			-1.0			-1.2			-1.5		mV/°C
Ripple Rejection	$f = 120\text{ Hz}$ , $\Delta V_{IN} = 10\text{V}$		78			75			72			71			70			69			66		dB
Output Noise Voltage	$T_j = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		40			45			52			75			90			110			170		$\mu\text{V rms}$
Dropout Voltage	$T_j = 25^\circ\text{C}$ , $I_O = 1.0\text{ A}$ (K-Pkg. only)		2.0			2.0			2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	$T_j = 25^\circ\text{C}$ (Note 4)		2.1			2.0			1.8			1.5			1.3			1.0			0.7		Amps
Peak Output Current	$T_j = 25^\circ\text{C}$		2.5			2.5			2.5			2.5			2.2			2.2			2.2		Amps
Thermal Shutdown	$I_O = 5\text{ mA}$		175			175			175			175			175			175			175		°C

**Precision Positive Fixed Voltage Regulators**

 1.  $T_j = 0^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $I_{OUT} = 500\text{ mA}$  for R, P, K-Package and  $100\text{ mA}$  for T-Package, unless otherwise noted.  
 2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

 3. Specifications at operating currents above  $500\text{ mA}$  do not apply to T-Package.  
 4. Short circuit protection is only assured over  $\Delta V_{IN}$  range.

# Three Terminal Negative Regulator Series



## SG7900 / SG7900C

The 7900 series of negative regulators offer self-contained, fixed-voltage capability up to 1.5 amps of load current. With four factory set output voltages (-5V, -5.2V, -12V, and -15V) and four package options, this regulator series is an optimum complement to the SG7800/140 line of three terminal positive regulators.

Since these regulators require only a single output capacitor for satisfactory performance, and are protected from overload conditions by internal current limiting and thermal shutdown protection, ease of application is assured.

Although designed as fixed-voltage regulators, the output voltage can be increased through the use of a simple voltage divider. The low quiescent drain current of the device insures good regulation when this method is used. Product is available in hermetically sealed TO-39, TO-66 and TO-3 power packages and commercial product is also available in TO-220.

- Output voltage set internally to  $\pm 3\%$
- One volt minimum input-output differential
- Excellent line and load regulation
- Short circuit current limited
- Thermal overload protection




### ABSOLUTE MAXIMUM RATINGS

Device Output Voltage	Input Voltage	Input-Output Differential
5.0 volts	-25V	25V
5.2 volts	-25V	25V
8.0 volts	-35V	30V
12 volts	-35V	30V
15 volts	-40V	30V
Power dissipation		Internally Limited
Operating junction temperature range		
SG7900 series		-55°C to +150°C
SG7900C series		0°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature (soldering, 10 sec)		300°C


### APPLICATIONS

#### Fixed Output Regulator



- NOTE: 1. C<sub>1</sub> is required only if regulator is separated from rectifier filter.  
 2. Both C<sub>1</sub> and C<sub>2</sub> should be low E.S.R. types such as solid tantalum. If aluminum electrolytics are used, at least 10 times values shown should be selected.  
 3. If large output capacitors are used, the regulators must be protected from momentary input shorts. A high current diode from output to input will suffice.

#### Circuit for Increasing Output Voltage




NOTE: C<sub>3</sub> optional for improved transient response and ripple rejection.

$$V_{OUT} = V(\text{REGULATOR}) \frac{R_1 + R_2}{R_2}$$

WHERE R<sub>2</sub> = 300Ω FOR SG120-5 AND SG120-5.2  
 R<sub>2</sub> = 750Ω FOR SG120-12  
 R<sub>2</sub> = 1000Ω FOR SG120-15

#### Dual Polarity, Trimmed Supply



NOTE: This circuit will allow each output to be adjusted approximately  $\pm 1$  volt around its nominal value. While there is some interaction in the adjustments, it is typically less than 10%. The linearity of the adjustment is a function of the potentiometer resistance with lower values increasing the linearity at the expense of power dissipation. The diodes protect the regulators from output polarity reversal due to inadvertent overloads or variations in input voltage sequencing.

This same technique may be used with other voltages and/or regulators in the series by merely adjusting the circuit values.

## 7900 ELECTRICAL CHARACTERISTICS (See Notes 1 & 2)

DEVICE TYPE		7905			7905.2			7908			7912			7915			Units
NOMINAL OUTPUT VOLTAGE		-5			-5.2			-8			-12			-15			Volts
INPUT VOLTAGE (Unless Otherwise Noted)		-10			-10			-14			-19			-23			Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T_j = 25^\circ\text{C}$ , $I_O = 5\text{ mA}$	-4.8		-5.2	-5.0		-5.4	-7.7		-8.3	-11.5		-12.5	-14.4		-15.6	Volts
Line Regulation	$T_j = 25^\circ\text{C}$ , $I_O = 5\text{ mA}$ $\Delta V_{IN}$ Range		5	50		6	50		8	80		12	120		15	150	mV
			$(-7V \leq V_{IN} \leq -25V)$			$(-8V \leq V_{IN} \leq -25V)$			$(-10.5V \leq V_{IN} \leq -25V)$			$(-14.5V \leq V_{IN} \leq -30V)$			$(-17.5V \leq V_{IN} \leq -35V)$		
Line Regulation	$T_j = 25^\circ\text{C}$ , $I_O = 5\text{ mA}$		5	25		6	25		8	40		12	60		15	75	mV
			$(-8V \leq V_{IN} \leq -12V)$			$(-9V \leq V_{IN} \leq -12V)$			$(-11V \leq V_{IN} \leq -17V)$			$(-16V \leq V_{IN} \leq -22V)$			$(-20V \leq V_{IN} \leq -26V)$		
Load Regulation R, K-Package T-Package (Note 3)	$T_j = 25^\circ\text{C}$ $5\text{ mA} \leq I_O \leq 1.5\text{ A}$ $5\text{ mA} \leq I_O \leq 500\text{ mA}$		15	50		20	60		12	80		28	120		30	150	mV
			5	25		6	30		4	40		8	60		10	75	mV
Load Regulation R, K-Package T-Package (Note 3)	$T_j = 25^\circ\text{C}$ $250\text{ mA} \leq I_O \leq 750\text{ mA}$ $100\text{ mA} \leq I_O \leq 250\text{ mA}$		15	25		20	30		12	40		28	60		30	75	mV
			5	15		6	20		4	25		8	40		10	60	mV
Total Output Voltage Tolerance P, R, K-Package (T-Package) (Note 3)	$(\Delta I_O \text{ Range})$ $5\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{ W}$ $(5\text{ mA} \leq I_O \leq 200\text{ mA})$ , $P \leq 2\text{ W}$																Volts
				$(-8V \leq V_{IN} \leq -20V)$			$(-9V \leq V_{IN} \leq -21V)$			$(-11.5V \leq V_{IN} \leq -23V)$			$(-15.5V \leq V_{IN} \leq -27V)$			$(-18.5V \leq V_{IN} \leq -30V)$	
		-4.75		-5.25	-4.95		-5.45	-7.6		-8.4	-11.4		-12.6	-14.25		-15.75	
Quiescent Current	$T_j = 25^\circ\text{C}$		1	2		1	2		1	2		1.5	3		1.5	3	mA
Quiescent Current Change	With Line $\Delta V_{IN}$ Range With Load $\Delta I_O$ Range			1.3 .5			1.3 .5			1.0 .5			1.0 .5			1.0 .5	mA mA
Long Term Stability	1000 hours at $T_j = 125^\circ\text{C}$			20			24			32			48			60	mV
Temperature Coefficient	$I_O = 5\text{ mA}$		-0.5			-0.5			-0.6			-0.8			-1.0		mV/°C
Ripple Rejection	$f = 120\text{ Hz}$ , $\Delta V_{IN} = 10\text{ V}$	54	60		54	60		54	60		54	60		54	60		dB
Output Noise Voltage	$T_j = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		40			45			52			75			90		$\mu\text{V rms}$
Dropout Voltage	$T_j = 25^\circ\text{C}$ , $I_O = 1.0\text{ A}$ (Note 3)		2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	$T_j = 25^\circ\text{C}$ (Note 5)		2.1			2.0			1.8			1.5			1.3		Amps
Peak Output Current	$T_j = 25^\circ\text{C}$ (Note 3)		2.5			2.5			2.5			2.5			2.2		Amps
Thermal Shutdown	$I_O = 5\text{ mA}$ (Note 3)		175			175			175			175			175		°C

1.  $T_j = -55^\circ\text{C}$  to  $<150^\circ\text{C}$ ,  $I_{OUT} = 500\text{ mA}$  for R, P and K-Package and  $100\text{ mA}$  for T-Package, unless otherwise noted.

2. All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.

3. Specifications at operating currents above  $500\text{ mA}$  do not apply to T-Package.

4.  $\Delta V_{IN}$  min. @  $-55^\circ\text{C}$  must maintain an input/output differential of  $2.5\text{ V}$ .

5. Short circuit protection is only assured over  $\Delta V_{IN}$  range.



**7900C ELECTRICAL CHARACTERISTICS** (See Notes 1 & 2)

DEVICE TYPE		7905C			7905.2C			7908C			7912C			7915C			Units
NOMINAL OUTPUT VOLTAGE		-5			-5.2			-8			-12			-15			Volts
INPUT VOLTAGE (Unless Otherwise Noted)		-10			-11			-14			-19			-23			Volts
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T_j = 25^\circ\text{C}$ , $I_O = 5\text{ mA}$	-4.8		-5.2	-5.0		-5.4	-7.7		-8.3	-11.5		-12.5	-14.4		-15.6	Volts
Line Regulation	$T_j = 25^\circ\text{C}$ , $I_O = 5\text{ mA}$ $\Delta V_{IN}$ Range	3 100 ( $-7\text{V} \leq V_{IN} \leq -25\text{V}$ )			6 100 ( $-8\text{V} \leq V_{IN} \leq -25\text{V}$ )			8 160 ( $-10.5\text{V} \leq V_{IN} \leq -25\text{V}$ )			12 240 ( $-14.5\text{V} \leq V_{IN} \leq -30\text{V}$ )			15 300 ( $-17.5\text{V} \leq V_{IN} \leq -30\text{V}$ )			mV
Line Regulation	$T_j = 25^\circ\text{C}$ , $I_O = 5\text{ mA}$	3 50 ( $-8\text{V} \leq V_{IN} \leq -12\text{V}$ )			6 100 ( $-9\text{V} \leq V_{IN} \leq -12\text{V}$ )			8 80 ( $-11\text{V} \leq V_{IN} \leq -17\text{V}$ )			12 120 ( $-16\text{V} \leq V_{IN} \leq -22\text{V}$ )			15 150 ( $-20\text{V} \leq V_{IN} \leq -26\text{V}$ )			mV
Load Regulation P, R, K-Package T-Package (Note 3)	$T_j = 25^\circ\text{C}$ $5\text{ mA} \leq I_O \leq 1.5\text{ A}$ $5\text{ mA} \leq I_O \leq 500\text{ mA}$	15	100		20	100		24	160		28	240		30	300		mV
		5	50		6	50		7	80		8	120		10	150		mV
Load Regulation P, R, K-Package T-Package (Note 3)	$T_j = 25^\circ\text{C}$ $250\text{ mA} \leq I_O \leq 750\text{ mA}$ $100\text{ mA} \leq I_O \leq 250\text{ mA}$	15	50		20	50		24	80		28	120		30	150		mV
		5	25		6	25		7	40		8	60		10	75		mV
Total Output Voltage Tolerance P, R, K-Package (T-Package) (Note 3)	( $\Delta I_O$ Range) $5\text{ mA} \leq I_O \leq 1.0\text{ A}$ , $P \leq 15\text{ W}$ $(5\text{ mA} \leq I_O \leq 200\text{ mA}$ , $P \leq 2\text{ W})$	(-7V $\leq V_{IN} \leq -20\text{V}$ )			(-9V $\leq V_{IN} \leq -21\text{V}$ )			(-10.5V $\leq V_{IN} \leq -23\text{V}$ )			(-14.5V $\leq V_{IN} \leq -27\text{V}$ )			(-17.5V $\leq V_{IN} \leq -30\text{V}$ )			Volts
		-4.75		-5.25	-4.95		-5.45	-7.6		-8.4	-11.4		-12.6	-14.25		-15.75	
Quiescent Current	$T_j = 25^\circ\text{C}$		1	2		1	2		1	2		1.5	3		1.5	3	mA
Quiescent Current Change	With Line $\Delta V_{IN}$ Range With Load $\Delta I_O$ Range			1.3			1.3			1.0			1.0			1.0	mA
				.5			.5			.5			.5			.5	mA
Long Term Stability	1000 hours at $T_j = 125^\circ\text{C}$			20			24			32			48			60	mV
Temperature Coefficient	$I_O = 5\text{ mA}$		-0.5			-0.5			-0.6			-0.8			-1.0		mV/ $^\circ\text{C}$
Ripple Rejection	$f = 120\text{ Hz}$ , $\Delta V_{IN} = 10\text{ V}$	54	60		54	60		54	60		54	60		54	60		dB
Output Noise Voltage	$T_j = 25^\circ\text{C}$ , $10\text{ Hz} \leq f \leq 100\text{ kHz}$		40			45			52			75			90		$\mu\text{V rms}$
Dropout Voltage	$T_j = 25^\circ\text{C}$ , $I_O = 1.0\text{ A}$ (Note 3)		2.0			2.0			2.0			2.0			2.0		Volts
Short Circuit Current	$T_j = 25^\circ\text{C}$ (Note 4)		2.1			2.0			1.8			1.5			1.3		Amps
Peak Output Current	$T_j = 25^\circ\text{C}$ (Note 3)		2.5			2.5			2.5			2.5			2.2		Amps
Thermal Shutdown	$I_O = 5\text{ mA}$ (Note 3)		175			175			175			175			175		$^\circ\text{C}$

- $T_j = 0^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $I_{OUT} = 500\text{ mA}$  for R, P and K-Package and  $100\text{ mA}$  for T-Package, unless otherwise noted.
- All regulation tests are made at constant junction temperature with low duty-cycle pulse testing.
- Specifications at operating currents above  $500\text{ mA}$  do not apply to T-Package.
- Short circuit protection is only assured over  $\Delta V_{IN}$  range.

## **OPERATIONAL AMPLIFIERS**

General Purpose, Compensated Op Amps

General Purpose, Uncompensated Op Amps

Dual, Compensated Op Amps

Quad Op Amps

High Performance Op Amps

High Voltage Op Amps

Low Power Op Amps

Voltage Followers

# Uncompensated Operational Amplifiers

## SG101/201

The SG101/201 are general purpose operational amplifiers. Features include excellent input bias/current and drift characteristics plus short circuit protection and pin compatibility with many industry-standard operational amplifiers.

- Frequency compensated with a single capacitor – no resistor required
- Low current drain: 1.8mA at  $\pm 20V$
- Continuous short circuit protection
- Operation as a comparator with differential inputs as high as  $\pm 30V$
- No latch up when common mode range is exceeded

## SG101A/201A/301A

The SG101A/201A/301A offer improved performance over the SG101/201 operational amplifiers and also provide short circuit protection and pin compatibility with industry standard types.


- 3mV offset voltage over temperature
- 100nA input current over temperature
- 20nA offset current over temperature
- Guaranteed drift characteristics
- Offsets guaranteed over full common mode range

PARAMETERS*	101	201	101A	201A	301A	UNITS
Supply Voltage	$\pm 5$ to $\pm 20$	$\pm 5$ to $\pm 20$	$\pm 5$ to $\pm 20$		$\pm 5$ to $\pm 15$	V
Operating Temperature Range	-55 to +125	0 to +70	-55 to +125	-25 to +85	0 to +70	$^{\circ}C$
Package Types	T, Y, J, F	T, Y, J, F, N, M	T, Y, J, F	T, Y, J, F, N, M		—
Input Offset Voltage	5.0	7.5	2.0 (3.0)		7.5 (10)	mV
Input Offset Current	200 (500)	500 (750)	10 (20)		50 (70)	nA
Input Bias Current	0.5 (1.5)	1.5 (2.0)	0.075 (0.1)		0.25 (0.30)	$\mu A$
Temp Coeff Input Offset Voltage	(3.0 typ)	(6.0 typ)	15		30	$\mu V/^{\circ}C$
Temp Coeff Input Offset Current	—	—	0.2		0.6	nA/ $^{\circ}C$
Large Signal Voltage Gain <sup>1</sup>	50 (25)	20 (15)	50 (25)		25 (15)	V/mV
Common Mode Rejection	(70)	(65)	(80)		(80)	dB
Power Supply Rejection	(316)	(316)	(100)		(100)	$\mu V/V$
Input Common Mode Voltage Range <sup>2</sup>	( $\pm 12$ )	( $\pm 12$ )	(+15, -12)		(+15, -12)	V
Differential Input Voltage	$\pm 30$	$\pm 30$	$\pm 30$		$\pm 30$	V
Slew Rate $A_v = 1$ ,	0.2	0.2	0.2		0.2	V/ $\mu S$
$A_v = 10$	3 (typ)	3 (typ)	3 (typ)		3 (typ)	
Unity Gain Bandwidth	0.5 (typ)	0.5 (typ)	0.5 (typ)		0.5 (typ)	MHz
Supply Current	3.0	3.0	3.0		3.0	mA
$V_{out}$ $R_L = 2k\Omega$	$\pm 10$	$\pm 10$	$\pm 10$		$\pm 10$	V
$R_L = 10k\Omega$	$\pm 12$	$\pm 12$	$\pm 12$		$\pm 12$	V
Noise						$\mu V$ (rms)
$R_s = 1k\Omega$ $f = 10Hz$ to $10kHz$	4	4	4		4	
$R_s = 500k\Omega$ $f = 10Hz$ to $10kHz$	25	25	25		25	

\*Parameters apply over supply voltage range and are min./max. limits either at  $T_A = 25^{\circ}C$  (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.


<sup>1</sup>  $R_L = 2k\Omega$

<sup>2</sup>  $V_s = \pm 15V$




SG101/201, SG101A/201A/301A Chip (See T-package diagram for pad functions)

### Compensation and Optional Balancing Circuit







### Feedforward Compensation

INCREASES SLEW RATE AND GAIN BANDWIDTH TYPICALLY BY A FACTOR OF 10.



### CONNECTION DIAGRAMS



# Voltage Followers

## SG102/202/302

The SG102/202/302 are high-gain operational amplifiers designed specifically for unity-gain non-inverting voltage follower applications. The devices incorporate advanced super-beta transistor processing techniques to obtain very low input current and high input impedance. The input transistors are operated at zero collector-base voltage to virtually eliminate high temperature leakage currents resulting in extremely low input current and low offset voltage drift.

- Low input bias current – 100 nA
- High input resistance – 10,000M $\Omega$
- Internal frequency compensation
- Fast slewing – 10V/ $\mu$ s – typ
- Simple offset balancing with 1k potentiometer

## SG110/210/310


The SG110/210/310 are high gain operational amplifiers internally connected as unity-gain non-inverting amplifiers. Super-beta transistors are used in the input stage to obtain extremely low bias currents without sacrificing speed. These devices are directly interchangeable with the 101, 102, 741 and 709 in voltage follower applications. Internal frequency compensation and offset balancing are provided. The SG110 family is useful in fast sample and hold circuits, active filters or as general purpose buffers.

- 10nA input current max over temperature
- 20MHz small signal bandwidth – typ
- 30V/ $\mu$ s slew rate – typ
- $\pm$ 5V to  $\pm$ 18V supply voltage range
- No external frequency compensation necessary




PARAMETERS*	102	202	302	110	210	310	UNITS
Supply Voltage	$\pm$ 15	$\pm$ 15	$\pm$ 15	$\pm$ 5 to $\pm$ 18	$\pm$ 5 to $\pm$ 18	$\pm$ 5 to $\pm$ 18	V
Operating Temperature Range	-55 to +125	-25 to +85	0 to +70	-55 to +125	-25 to +85	0 to +70	$^{\circ}$ C
Package Types	T, J, Y	T, J, M, N, Y		T, J, Y		T, J, M, N, Y	
Input Offset Voltage	5.0 (7.5)	10 (15)	15 (20)	4.0 (6.0)	4.0 (6.0)	7.5 (10)	mV
Input Bias Current	10 (100)	15 (50)	30 (50)	3.0 (10)	3.0 (10)	7.0 (10)	nA
Temp Coeff Input Offset Voltage	6 (typ)	15 (typ)	20 (typ)	12 (typ)	6 (typ)	10 (typ)	$\mu$ V/ $^{\circ}$ C
Large Signal Voltage Gain	(0.999)	0.999	0.9985	0.999	0.999	0.999	V/V
Power Supply Rejection	60	60	60	70	70	70	dB
Input Common Mode Range	$\pm$ 10	$\pm$ 10	$\pm$ 10	$\pm$ 10	$\pm$ 10	$\pm$ 10	$\pm$ 10
Input Resistance	$10^{10}$	$10^{10}$	$10^9$	$10^{10}$	$10^{10}$	$10^{10}$	$\Omega$
Output Resistance	2.5	2.5	2.5	2.5	2.5	2.5	$\Omega$
V <sub>OS</sub> Adjust	1k $\Omega$ Pot	1k $\Omega$ Pot	1k $\Omega$ Pot	1k $\Omega$ Pot	1k $\Omega$ Pot	1k $\Omega$ Pot	—
Slew Rate A <sub>V</sub> = 1	10 (typ)	10 (typ)	10 (typ)	30 (typ)	30 (typ)	30 (typ)	V/ $\mu$ S
Unity Gain Bandwidth (typ, MHz)	8 (typ)	8 (typ)	8 (typ)	12 (typ)	12 (typ)	12 (typ)	MHz
Supply Current	5.5	5.5	5.5	5.5	5.5	5.5	mA
V <sub>out</sub> R <sub>L</sub> = 10k $\Omega$	$\pm$ 10	$\pm$ 10	$\pm$ 10	$\pm$ 10	$\pm$ 10	$\pm$ 10	V

\*Parameters apply over supply voltage range and are min./max. limits either at T<sub>A</sub> = 25 $^{\circ}$ C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.


### CONNECTION DIAGRAMS




SG102/202/302, SG110/210/310 Chip (See T-package diagram for pad functions)



### Offset Balancing Circuit



### Increasing Negative Swing Under load



\*May be added to reduce internal dissipation

# General-Purpose Compensated Operational Amplifiers

## SG107/207/307

The SG107/207/307 offer excellent input bias currents and drift characteristics as well as short circuit protection and pin compatibility with the 741 class of amplifiers.

- 3mV max offset voltage over temperature
- 100 nA max input bias current over temperature
- 20nA max offset current over temperature
- Offsets guaranteed over full common mode range
- Guaranteed drift characteristics

## SG741/741C

SG741/741C are pin compatible with the most widely accepted operational amplifiers and provide excellent performance for a wide range of applications.

- Complete short circuit protection
- Offset voltage null capability
- High common mode voltage range
- High differential input voltage range

## SG1217/3217

These devices are identical to the SG741/741C types, except internal compensation is reduced from 30pF to 3pF. Frequency response is ten times that of the standard device. Stability is unconditional from open loop to a closed loop gain of 20dB. These devices are especially useful in hybrid applications since higher bandpass is achieved without an out-board capacitor.

- Slew rate typically 5V/μsec
- 10 times frequency response 741/741C
- Ideal chip for hybrid applications


PARAMETERS*	107	207	307	741	741C	1217	3217	Units	
Supply Voltage	±5 to ±20		±5 to ±20		±15		±15		V
Operating Temperature Range	-55 to +125	-25 to +85	0 to +70	-55 to +125	0 to +70	-55 to +125	0 to +70	°C	
Package Types (See Page 55)	T, J, F, Y	T, J, F, Y, M, N	T, J, F, Y	T, J, F, Y	T, J, Y, F, M, N	T, J, F, Y	T, J, Y, F, M, N	—	
Input Offset Voltage	2.0 (3.0)		7.5 (10)	5.0 (6.0)	6.0 (7.5)	5.0 (6.0)	6.0 (7.5)	mV	
Input Offset Current	10 (20)		50 (70)	200 (500)	200 (300)	200 (500)	200 (500)	nA	
Input Bias Current	0.075 (0.1)		0.25 (0.3)	0.5 (1.5)	0.5 (0.8)	0.5 (1.5)	0.5 (0.8)	μA	
Temp. Coeff. Input Offset Voltage	(15) <sup>2</sup>		(30) <sup>2</sup>	(2.0 typ)	(6.0 typ)	(3.0 typ)	(6.0 typ)	μV/°C	
Temp. Coeff. Input Offset Current	(.02)		(0.6)	(0.5 typ)	(0.5 typ)	(0.5 typ)	(0.5 typ)	nA/°C	
Large Signal Voltage Gain	50 (20)		25 (15)	50 (25)	20 (15)	50 (25)	20 (15)	V/mV	
Common Mode Rejection	(80)		(80)	(70)	70	(70)	70	dB	
Power Supply Rejection	(100)		(100)	(150)	150	(150)	150	μV/V	
Input Common Mode Range	+15, -12		+15, -12	±12	±12	±12	±12	V	
Differential Input Voltage	±30		±30	±30	±30	±30	±30	V	
Unity Gain Bandwidth	0.5 (typ)		0.5 (typ)	0.8 (typ)	0.8 (typ)	0.8 (typ)	0.8 (typ)	MHz	
Slew Rate <sup>3</sup>	0.2		0.2	0.3	0.3	5.0 (typ) <sup>3</sup>	5.0 (typ) <sup>3</sup>	V/μS	
Supply Current	3.0		3.0	2.8	2.8	2.8	2.8	mA	
Output Voltage Swing									
R <sub>L</sub> = 2kΩ	±10		±10	±10	±10	±10	±10	V	
R <sub>L</sub> = 10kΩ	±12		±12	±12	±12	±12	±12	V	
Noise (typ)									
R <sub>s</sub> = 1kΩ f = 10Hz to 10kHz	4		4	3	3	3	3	μV (rms) (typ)	
R <sub>s</sub> = 500kΩ f = 10Hz to 10kHz	25		25	25	25	25	25		

\*Parameters apply over supply voltage range and are min./max. limits either at T<sub>A</sub> = 25°C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.


$$^1 V_s = \pm 15V$$

$$^2 T_A = +25^\circ C \leq +125^\circ C$$



<sup>3</sup> Minimum recommended closed loop gain of 10.






SG107/207/307 Chip (See T-Package diagram for pad functions)





Optional Balancing Circuit (107)



SG741/741C Chip (See T-Package diagram for pad functions)



Optional Balancing Circuit (741)



SG1217/3217 Chip (See T-Package diagram for pad functions)

# High Performance Operational Amplifiers

## SG108/208/308 SG108A/208A/308A

## SG118/2118/3118 SG118A/2118A/3118A

This series provides input currents and offset voltages which approach performance levels previously associated only with FET or chopper stabilized amplifiers. Superior power supply rejection ratio allows use of unregulated supplies and internal short circuit protection makes application nearly foolproof. Also, these devices feature low power consumption over a wide range of supply voltages. Frequency compensation for the 108 series is accomplished with a single external capacitor.

The SG1118 types are internally compensated versions of the 108 devices. Since a 30pF capacitor is built into the chip, no external components are needed for frequency compensation. In addition, provision is made for paralleling the internal capacitor making it possible to over-compensate to increase stability margin. The "A" versions are high performance selections from the 108 and 1118 types.

- Extremely low input bias currents
- Offset currents less than 1.0nA
- Guaranteed voltage and current drift characteristics
- 300μA power supply current
- Internal compensation on 1118/2118/3118 types



PARAMETERS* <sup>1</sup>	108/1118	208/2118	308/3118	108A/1118A	208A/2118A	308A/3118A	UNITS
Supply Voltage	±5 to ±20		±5 to ±15	±5 to ±20		±5 to ±15	V
Operating Temperature Range	-55 to +125	-25 to +85	0 to +70	-55 to +125	-25 to +85	0 to +70	°C
Package Types	J, Y, T, F	J, Y, T, F, M		J, Y, T, F	J, Y, T, F, M		-
Input Offset Voltage	2.0 (3.0)		7.5 (10)	0.5 (1.0)		0.5 (0.73)	mV
Input Offset Current	0.2 (0.4)		1.0 (1.5)	0.2 (0.4)		1.0 (1.5)	nA
Input Bias Current	2.0 (3.0)		7 (10)	2.0 (3.0)		7 (10)	nA
Temp Coeff Input Offset Voltage	(15)		(30)	(5.0)		(5.0)	μV/°C
Temp Coeff Input Offset Current	(2.5)		(10)	(2.5)		(10)	pA/°C
Large Signal Voltage Gain	50 (25)		25 (15)	80 (40)		80 (60)	V/mV
Common Mode Rejection	(85)		(80)	(96)		(96)	dB
Power Supply Rejection	(100)		(100)	(16)		(16)	μV/V
Input Common Mode Range	(±13.5)		(±13.5)	(±13.5)		(±13.5)	V
Slew Rate	$A_v = 1$ 0.1		0.1	0.1		0.1	V/μS
	$A_v = 10$ 3 (typ)		3 (typ)	3 (typ)		3 (typ)	
Unity Gain Bandwidth	0.3 (typ)		0.3 (typ)	0.3 (typ)		0.3 (typ)	MHz
Supply Current	0.6		0.8	0.6		0.8	mA
$V_{out}$ $R_L = 10k\Omega$	±13		±13	±13		±13	V
Noise							μV(rms) (typ)
$R_s = 1k\Omega$ $f = 10\text{Hz to } 10\text{kHz}$	4		4	4		4	
$R_s = 500k\Omega$ $f = 10\text{Hz to } 10\text{kHz}$	20		20	20		20	

\*Parameters apply over supply voltage range and are min./max. limits either at  $T_A = 25^\circ\text{C}$  (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.


<sup>1</sup>Inputs are shunted with back-to-back diodes for overvoltage protection. Excessive current will flow if a differential input voltage in excess of one volt is applied between the inputs unless some limiting resistance is used.

### CONNECTION DIAGRAMS


#### Compensation Circuits







Not required for 1118/1118A



SG108/108A Chip (See T-package diagram for pad functions)



SG1118/1118A Chip (See T-package diagram for pad functions)



# Quad Operational Amplifier

## SG124/224/324

The SG124 series integrated circuit contains four true-differential, independent operational amplifiers. Each amplifier has been designed to operate from either a single supply voltage or plus and minus voltages and features internal frequency compensation, high gain, and very low supply current requirements. An additional significant advantage of these amplifiers is that when using a single supply, the input and output can be operated down to ground potential. Thus, they can be powered by a standard +5V DC logic supply and still be compatible with all forms of logic inputs and outputs.

- Four internally compensated op amps in a single package
- Inputs and outputs can go to ground with a single supply voltage
- Input bias current is both low and constant with temperature
- Wide supply voltage compatibility with low current drain
- Available in 14-pin plastic or cerdip package

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V^+$	32V <sub>DC</sub> or ±16V <sub>DC</sub>
Differential Input Voltage	32V <sub>DC</sub>
Input Voltage	-0.3V <sub>DC</sub> to +32V <sub>DC</sub>
Power Dissipation (Note 1)	
N Package (plastic)	600mW
Derate above 25°C	6.0mW/°C
J Package (cerdip)	1000mW
Derate above 25°C	6.7mW/°C
Output Short-Circuit to Gnd (Note 2)	Continuous
$V^+ \leq 15V_{DC}$ and $T_A = 25°C$	
Operating Temperature Range	
SG124	-55°C to +125°C
SG224	-25°C to +85°C
SG324	0°C to +70°C
Storage Temperature Range	-85°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

### Electrical Characteristics ( $V^+ = +5V$ DC and $T_A = 25°C$ unless otherwise noted)

Parameter	Conditions	SG124			SG224/SG324			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Offset Voltage	$R_S = 0\Omega$	---	2	5	---	2	7	mV <sub>DC</sub>
Input Bias Current (Note 3)	$I_{IN} (+)$ or $I_{IN} (-)$	---	45	300	---	45	500	nA <sub>DC</sub>
Input Offset Current	$I_{IN} (+)$ or $I_{IN} (-)$	---	±3	±30	---	±5	±50	nA <sub>DC</sub>
Input Common-Mode Voltage Range (Note 4)		0	---	$V^+ - 1.5$	0	---	$V^+ - 1.5$	V <sub>DC</sub>
Supply Current	$R_L = \infty$ On All Op Amps	---	0.8	2	---	0.8	2	mA <sub>DC</sub>
Large Signal Voltage Gain	$R_L \geq 2k\Omega$	---	100	---	---	100	---	V/mV
Output Voltage Swing	$R_L = 2k\Omega$	0	---	$V^+ - 1.5$	0	---	$V^+ - 1.5$	V <sub>DC</sub>
Common Mode Rejection Ratio	DC	---	85	---	---	85	---	dB
Power Supply Rejection Ratio	DC	---	100	---	---	100	---	dB
Amplifier-to-Amplifier Coupling	$f = 1$ kHz to 20 kHz (Input Referred)	---	-120	---	---	-120	---	dB
Output Current Source	$V_{IN}^+ = +1V_{DC}$ , $V_{IN}^- = 0V_{DC}$	20	40	---	20	40	---	mA <sub>DC</sub>
Output Current Sink	$V_{IN}^- = +1V_{DC}$ , $V_{IN}^+ = 0V_{DC}$	10	20	---	10	20	---	mA <sub>DC</sub>

Note 1: For operating at high temperatures, the SG324 must be derated based on a +125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The SG224 and SG124 can be derated based on a +150°C maximum junction temperature.



Note 2: Short circuits from the output to  $V^+$  can cause excessive heating and eventual destruction. The maximum output current is approximately 40 mA independent of the magnitude of  $V^+$ . At values of supply voltage in excess of +15V<sub>DC</sub>, con-

tinuous short-circuits can exceed the power dissipation ratings and cause eventual destruction.

Note 3: The destruction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.

Note 4: The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is  $V^+ - 1.5V$ , but either or both inputs can go to +30V<sub>DC</sub> without damage.

### CONNECTION DIAGRAM



### CHIP BONDING DIAGRAM


### APPLICATIONS INFORMATION

To reduce the power supply current drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.


For AC applications, where the load is capacitively coupled to the out-

put of the amplifier, a resistor should be used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover distortion. Where the load is directly coupled, as in DC applications, there is no crossover distortion.


Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50 pF can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.



SINGLE SUPPLY INVERTING AC AMPLIFIER WITH INPUT BIASED TO ONE-HALF SUPPLY



TTL INTERFACE



SINGLE SUPPLY NON-INVERTING DC AMPLIFIER (0V INPUT = 0V OUTPUT)




# High Slew Rate Operational Amplifier


## SG741S/SG741SC

The SG741S/741SC has been designed to provide a slew rate in excess of 20 times that of the popular SG741 circuit and yet be fully interchangeable in all other aspects. With input and output protection, internal compensation, and single-component offset nulling, this amplifier has all the features which have made the SG741 so easy to use. A guaranteed minimum slew rate of 10 volts per microsecond makes this device ideally suited for D to A converters and all applications requiring greater power bandwidth.

- 10 V/ $\mu$ s minimum slew rate
- Internally compensated
- Wide common mode and differential voltage range
- M, T, and Y Packages available



Response Comparison, SG741S vs. SG741, 10 $\mu$ s/div., 5V/div.



Slew Rate, 1  $\mu$ s/div., 5V/div.

### MAXIMUM RATINGS ( $T_A = +25^\circ\text{C}$ unless otherwise noted)



Rating	SG741S	SG741SC	Unit
Power Supply Voltage	+22 -22	+18 -18	Vdc
Differential Input Signal Voltage	$\pm 30$		Volts
Common-Mode Input Voltage Swing (See Note 1)	$\pm 15$		Volts
Output Short-Circuit Duration (See Note 2)	Continuous		
Power Dissipation (Package Limitation)			mW
T-Package—TO-99 Metal Can	680	4.6	$\text{mW}/^\circ\text{C}$
Derate above $T_A = +25^\circ\text{C}$			
M-Package—Plastic Dual In-Line Minidip	625	5.0	mW
Derate above $T_A = +25^\circ\text{C}$			$\text{mW}/^\circ\text{C}$
Operating Temperature Range	-55 to +125	0 to +75	$^\circ\text{C}$
Storage Temperature Range			$^\circ\text{C}$
T-Package	-65 to +150		
M-Package	-55 to +125		

Note 1. For supply voltages less than  $\pm 15$  Vdc, the absolute maximum input voltage is equal to the supply voltage.

Note 2. Supply voltage equal to or less than 15 Vdc.

### TYPICAL CHARACTERISTICS

( $V_+ = +15$  Vdc,  $V_- = -15$  Vdc,  $T_A = +25^\circ\text{C}$  unless otherwise noted.)




### ELECTRICAL CHARACTERISTICS ( $V_+ = +15$ Vdc, $V_- = -15$ Vdc, $T_A = +25^\circ\text{C}$ unless otherwise noted)

Characteristic	SG741S			SG741SC**			Unit
	Min.	Typ.	Max.	Min.	Typ.	Max.	
Power Bandwidth $A_v = 1$ , $R_L = 2.0 \text{ k}\Omega$ , THD = 5%, $V_O = 20 \text{ V(p-p)}$	150	200	—	150	200	—	kHz
Large-Signal Transient Response (Slew Rate)							
V(-) to V(+)	10	20	—	10	20	—	V/ $\mu$ s
V(+) to V(-)	10	12	—	10	12	—	
Settling Time (to within 0.1%)	—	3.0	—	—	3.0	—	$\mu$ s
Small-Signal Transient Response (Gain = 1, $E_{in} = 20 \text{ mV}$ )							
Rise Time	—	0.25	—	—	0.25	—	$\mu$ s
Fall Time	—	0.25	—	—	0.25	—	$\mu$ s
Propagation Delay Time	—	0.25	—	—	0.25	—	$\mu$ s
Overshoot	—	20	—	—	20	—	%
Short-Circuit Output Currents	$\pm 10$	—	$\pm 35$	$\pm 10$	—	$\pm 35$	mA
Open-Loop Voltage Gain ( $R_L = 2.0 \text{ k}\Omega$ )							
$V_O = \pm 10 \text{ V}$ , $T_A = +25^\circ\text{C}$	50,000	200,000	—	20,000	100,000	—	
$V_O = \pm 10 \text{ V}$ , $T_A = T_{low}^*$ to $T_{high}^*$	25,000	—	—	15,000	—	—	
Output Impedance ( $f = 20 \text{ Hz}$ )	—	75	—	—	75	—	$\Omega$
Input Impedance ( $f = 20 \text{ Hz}$ )	0.3	1.0	—	0.3	1.0	—	M $\Omega$
Output Voltage Swing							V <sub>pk</sub>
$R_L = 10 \text{ k}\Omega$ , $T_A = +25^\circ\text{C}$	$\pm 12$	$\pm 14$	—	$\pm 12$	$\pm 14$	—	
$R_L = 2.0 \text{ k}\Omega$ , $T_A = +25^\circ\text{C}$	$\pm 10$	$\pm 13$	—	$\pm 10$	$\pm 13$	—	
$R_L = 2.0 \text{ k}\Omega$ , $T_A = T_{low}$ to $T_{high}$	$\pm 10$	—	—	$\pm 10$	—	—	
Input Common-Mode Voltage Swings	$\pm 12$	$\pm 13$	—	$\pm 12$	$\pm 13$	—	V <sub>pk</sub>
Common-Mode Rejection Ratio ( $f = 20 \text{ Hz}$ )	70	90	—	70	90	—	dB
Input Bias Current							$\mu$ A
$T_A = +25^\circ\text{C}$	—	0.2	0.5	—	0.2	0.5	
$T_A = T_{low}$	—	0.5	1.5	—	—	0.8	
Input Offset Current							$\mu$ A
$T_A = +25^\circ\text{C}$	—	0.03	0.2	—	0.03	0.2	
$T_A = T_{low}$ to $T_{high}$	—	—	0.5	—	—	0.3	
Input Offset Voltage ( $R_S = \leq 10 \text{ k}\Omega$ )							mV
$T_A = +25^\circ\text{C}$	—	1.0	5.0	—	2.0	6.0	
$T_A = T_{low}$ to $T_{high}$	—	—	6.0	—	—	7.5	
Average Temperature Coefficient of Input Offset Voltage ( $T_A = T_{low}$ to $T_{high}$ )							$\mu\text{V}/^\circ\text{C}$
$R_S = 50 \Omega$	—	3.0	—	—	3.0	—	
$R_S = 10 \text{ k}\Omega$	—	6.0	—	—	6.0	—	
Average Temperature Coefficient of Input Offset Current ( $T_A = T_{low}$ to $T_{high}$ )							nA/ $^\circ\text{C}$
	—	30	—	—	30	—	
DC Power Dissipation (Power Supply = $\pm 15 \text{ V}$ , $V_O = 0$ )	—	30	85	—	30	85	mW
Positive Voltage Supply Sensitivity (V- constant)	—	2.0	150	—	2.0	150	$\mu\text{V}/\text{V}$
Negative Voltage Supply Sensitivity (V+ constant)	—	10	150	—	10	150	$\mu\text{V}/\text{V}$


\* $T_{low} = 0$  for SG741SC  
-55 $^\circ\text{C}$  for SG741S

$T_{high} = +75^\circ\text{C}$  for SG741SC  
+125 $^\circ\text{C}$  for SG741S

\*\*Plastic Minidip (M-package) offered in limited temperature range device only



### CONNECTION DIAGRAMS



# Dual Compensated Operational Amplifiers

## SG747/747C

The SG747/747C are dual operational amplifiers offering performance which is identical to that of the 741/741C.

- Complete short circuit protection
- Offset voltage null capability
- High common mode voltage range
- High differential input voltage range

## SG1558/1458

SG1558/1458 are internally compensated dual operational amplifiers intended for a wide range of analog applications where board space and/or weight are important. High common mode voltage range and absence of "latch-up" make these devices ideal for use as voltage followers. High gain and wide operating voltage range provide superior performance in integrator, summing amplifier and general feedback applications.

- Internally compensated
- Short-circuit protected
- Low power consumption
- 6dB/octave roll-off
- Minidip package

PARAMETERS*	747 <sup>2,5</sup>	747C <sup>2,5</sup>	1558 <sup>2</sup>	1458 <sup>2</sup>	1458C <sup>2</sup>	Units
Supply Voltage	±15	±15	±15	±15	±15	V
Operating Temperature Range	-55 to +125	0 to +70	-55 to +125	0 to 75	0 to 75	°C
Package Types	T, J, N			T, M		—
Input Offset Voltage	5.0 (6.0)	6.0 (7.5)	5.0 (6.0)	6.0 (7.5)	10.0 (12.0)	mV
Input Offset Current	200 (500)	200 (300)	200 (500)	200 (300)	300 (400)	nA
Input Bias Current	0.5 (1.5)	0.5 (0.8)	0.5 (1.5)	0.5 (0.8)	0.7 (1.0)	µA
Temp Coeff Input Offset Voltage	(3.0 typ)	(6.0 typ)	(3.0 typ)	(6.0 typ)	(6.0 typ)	µV/°C
Temp Coeff Input Offset Current	(0.5 typ)	0.5 typ)	(0.5 typ)	(0.5 typ)	(0.5 typ)	nA/°C
Large Signal Voltage Gain	50 (25) <sup>3</sup>	20 (15) <sup>3</sup>	50 (25) <sup>3</sup>	20 (15) <sup>3</sup>	20 (15) <sup>4</sup>	V/mV
Common Mode Rejection	(70)	70	(70)	70	60	dB
Power Supply Rejection	(150)	150	(150)	150	30 typ	µV/V
Input Common Mode Range	±12 <sup>1</sup>	±12 <sup>1</sup>	±12 <sup>1</sup>	±12 <sup>1</sup>	±11 <sup>1</sup>	V
Differential Input Voltage	±30	±30	±30	±30	±30	V
Unity Gain Bandwidth	0.8 (typ)	0.8 (typ)	0.8 (typ)	0.8 (typ)	0.8 (typ)	MHz
Slew Rate	0.3	0.3	0.3	0.3	0.3	V/µS
Supply Current	2.8 <sup>2</sup>	2.8 <sup>2</sup>	2.8 <sup>2</sup>	2.8 <sup>2</sup>	4.0 <sup>2</sup>	mA
Output Voltage Swing	R <sub>L</sub> = 2kΩ	±10	±10	±10	±9	V
	R <sub>L</sub> = 10kΩ	±12	—	±12	±11	V
Noise						
R <sub>S</sub> = 1kΩ f = 10Hz to 10kHz	3 (typ)	3 (typ)	3 (typ)	3 (typ)	3 (typ)	µV(rms)
R <sub>S</sub> = 500kΩ f = 10Hz to 10kHz	25 (typ)	25 (typ)	25 (typ)	25 (typ)	25 (typ)	

\*Parameters apply over supply voltage range and are min./max. limits either at T<sub>A</sub> = 25°C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.

<sup>1</sup> V<sub>S</sub> = ±15V



<sup>2</sup> Each half

<sup>3</sup> R<sub>L</sub> = 2k


<sup>4</sup> R<sub>L</sub> = 10k

<sup>5</sup> V<sub>+</sub> + A and V<sub>-</sub> + B are internally connected





Balancing Circuit (optional)  
(J or N Package only)



SG747/747C Chip (See 747J-Package for pad functions)



SG1558/1458 Chip (See 1558 M-Package for pad functions)



### CONNECTION DIAGRAMS

# Uncompensated Operational Amplifiers

## SG748/748C

The SG748/748C are high performance devices which are similar to the 741/741C but without internal compensation. The 748/748C are functional and pin for pin replacements for the 301A and 201 type operational amplifiers.

- Complete short circuit protection
- Offset voltage null capability
- High common mode voltage range
- High differential input voltage range
- Available in minidip


## SG777/777C

The SG777/777C are precision operational amplifiers featuring low input offset current and low bias current. This device is available in most popular package styles, including minidip.







- Low input bias current – 25nA
- Low input offset current – 3nA
- Low input offset voltage – 2mV
- Low offset voltage and current drift
- Short circuit protection

PARAMETERS*	748	748C	777	777C	UNITS
Supply Voltage	±15	±15	±15	±15	V
Operating Temperature Range	-55 to +125	0 to +70	-55 to +125	0 to +70	°C
Package Types	T, J, F, Y	T, J, F, Y, N, M	T, J, F, Y	T, Y, J, F, N, M	—
Input Offset Voltage	5.0 (6.0)	6.0 (7.5)	2.0 (3.0)	(5.0)	mV
Input Offset Current	200 (500)	200 (300)	3.0 (10.0)	20 (40)	nA
Input Bias Current	500 (1500)	500 (800)	25 (75)	100 (200)	nA
Temp Coeff Input Offset Voltage	(3.0 typ)	(6.0 typ)	15	30	μV/°C
Temp Coeff Input Offset Current	(0.5 typ)	(0.5 typ)	0.15	0.6	nA/°C
Large Signal Voltage Gain	50 (25)	25 (15)	50 (25)	25 (15)	V/mV
Common Mode Rejection	(70)	70	(80)	(70)	dB
Power Supply Rejection	(150)	150	(100)	(150)	μV/V
Input Common Mode Voltage Range	±12	±12	(±12)	(±12)	V
Differential Input Voltage	±30	±30	±30	±30	V
Slew Rate	$A_V = 1$ , $A_V = 10$	0.3 3 (typ)	0.3 3 (typ)	0.5 (typ) 5.5 (typ)	V/μS
Unity Gain Bandwidth (typ)	0.8	0.8	0.5	0.5	MHz
Supply Current	2.8	2.8	2.8	2.8	mA
$V_{out}$	$R_L = 2k\Omega$ $R_L = 10k\Omega$	(±10) (±12)	±10 —	(±10) (±12)	V V
Noise					
	$R_S = 1k\Omega$ $f = 10\text{Hz to } 10\text{kHz}$	4	4	4	μV (rms)
	$R_S = 500k\Omega$ $f = 10\text{Hz to } 10\text{kHz}$	25	25	25	typ

\*Parameters apply over supply voltage range and are min./max. limits either at  $T_A = 25^\circ\text{C}$  (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.



### CONNECTION DIAGRAMS



# Low Power Operational Amplifiers

## SG1250/2250/3250

The SG1250/2250/3250 operational amplifiers are designed to offer exceptional performance under conditions of extremely low internal power consumption. Since the quiescent current is determined by a single external resistor, operation over a wide range of currents and voltages is possible.

This device is similar to the  $\mu\text{A} 776/776\text{C}$  and is frequently a desirable replacement due to its superior performance.

- Adjustable power consumption to less than  $20\mu\text{W}$
- Supply voltages from  $\pm 0.75$  to  $\pm 18\text{V}$

## SG4250/4250C

The SG4250/4250C are intended for applications requiring extremely low internal power consumption. The device is pin compatible with the 741 type operational amplifiers and is an exact replacement for the industry standard 4250/4250C.

- $\pm 1\text{V}$  to  $\pm 18\text{V}$  power supply operation
- $20\mu\text{W}$  standby power consumption
- $5\text{nA}$  input bias current
- $35\text{nV}/\sqrt{\text{Hz}}$  input noise voltage (typ)
- Internally compensated

PARAMETERS/CONDITIONS		1250 <sup>1</sup>	2250 <sup>1</sup>	3250 <sup>1</sup>	4250 <sup>2</sup>	4250C <sup>2</sup>	UNITS
Operating Temperature Range		-55 to +125	0 to 70	0 to 70	-55 to +125	0 to +70	$^{\circ}\text{C}$
Supply Voltage		$\pm 18$					
Differential Input Voltage <sup>3</sup>		$\pm 15$					
Common Mode Range <sup>3</sup>		$\pm 15$					
Package Types		T, Y	T, Y, M		T, Y	T, Y, M	
Input Offset Voltage	$R_S \leq 100\text{K}\Omega$	—	—	—	3 (4)	—	mV
	$R_S \leq 10\text{K}\Omega$	3 (4)	3 (4)	6.0 (7.5)	—	7.5	
Input Bias Current	$V_S = \pm 3\text{V}$	18 (20)	18 (20)	40 (50)	(15) <sup>2</sup>	30 (50) <sup>2</sup>	nA
	$V_S = \pm 15\text{V}$	12 (15)	12 (15)	25 (30)			
Input Offset Current		5 (6)	5 (8)	10 (15)	(5)	10 (15)	nA
Input Resistance		3	3	3	3	3	M $\Omega$
Large Signal Voltage Gain	$R_L = 10\text{K}\Omega$ , $V_S = \pm 3\text{V}$	40 (25)	40 (25)	40 (25)	—	—	V/mV
	$V_S = \pm 15\text{V}$	400 (50)	100 (50)	75 (50)	100 (50) <sup>2</sup>	75 (50) <sup>2</sup>	
Output Voltage Swing	$V_S = \pm 3\text{V}$ , $R_L = 10\text{K}\Omega$	$\pm 1.5 (\pm 1.0)$			—	—	V
	$V_S = \pm 15\text{V}$ , $R_L = 10\text{K}\Omega$	$\pm 11 (\pm 10)$			$\pm 11 (\pm 10)$ <sup>2</sup>	$\pm 11$ <sup>2</sup>	
CMRR $R_S \leq 10\text{K}\Omega$		(70)	(70)	(70)	(70)	(70)	dB
PSRR $R_S \leq 10\text{K}\Omega$	$V_S = \pm 3\text{V}$	(200)	(200)	(200)	(150) <sup>2</sup>	(150) <sup>2</sup>	$\mu\text{V}/\text{V}$
	$V_S = \pm 15\text{V}$	(150)	(150)	(150)			
Power Consumption	$V_S = \pm 3\text{V}$	(240)	(240)	(240)	(480) <sup>2</sup>	(600) <sup>2</sup>	$\mu\text{W}$
	$V_S = \pm 15\text{V}$ , $R_L = 0$	(1200)	(1200)	(1200)			
Average TC of Offset Voltage $R_S = 10\text{K}$ ( $\pm 15\text{V}$ for 1250)		4 (typ)	4 (typ)	6 (typ)	5 (typ)	5 (typ)	$\mu\text{V}/^{\circ}\text{C}$
Average TC of Offset Current $R_S = 10\text{K}$ ( $\pm 15\text{V}$ for 1250)		2 (typ)	2 (typ)	1 (typ)	1.7 (typ)	1 (typ)	pA/ $^{\circ}\text{C}$
Equiv. Input Noise Voltage $f = 10\text{Hz}$ ( $\pm 15\text{V}$ for 1250)		35 (typ)	35 (typ)	35 (typ)	35 (typ)	35 (typ)	nV/ $\sqrt{\text{Hz}}$
Equiv. Input Noise Current $f = 10\text{Hz}$ ( $\pm 15\text{V}$ for 1250)		0.5 (typ)	0.5 (typ)	0.5 (typ)	0.5 (typ)	0.5 (typ)	pA/ $\sqrt{\text{Hz}}$
Slew Rate $R_L = 20\text{K}$ , $C_L = 100\text{pF}$		0.2 (typ)	0.2 (typ)	0.2 (typ)	0.16 (typ)	0.16 (typ)	V/ $\mu\text{s}$
Small Signal Unity Gain-Bandwidth, $R_f = 0$ , $V_{in} = 20\text{mV}$ , $R_L = 20\text{K}\Omega$		—	—	—	250 (typ)	250 (typ)	kHz

<sup>1</sup> Parameters for 1250/2250/3250 are min/max limits either at  $T_A = 25^{\circ}\text{C}$  (or over operating temperature range if enclosed in parentheses), for supply voltage of  $\pm 3\text{V}$  to  $\pm 15\text{V}$  and for a quiescent current of  $30\mu\text{A}$  established by an  $R_{set}$  of  $1.1\text{M}\Omega$  for  $V_S \pm 3\text{V}$  and  $7.5\text{M}\Omega$  for  $V_S = +15\text{V}$ .

<sup>2</sup> Parameters for 4250/4250C are min/max limits either at  $T_A = 25^{\circ}\text{C}$  (or over operating temperature range if enclosed in parentheses), for supply voltage of  $\pm 6\text{V}$  and quiescent current of  $30\mu\text{A}$ .

<sup>3</sup> Not to exceed either supply voltage




### SETTING QUIESCENT CURRENT

#### RESISTOR BIASING

$V_S$	QUIESCENT CURRENT			
	10 $\mu\text{A}$	30 $\mu\text{A}$	100 $\mu\text{A}$	300 $\mu\text{A}$
$\pm 1.5$	1.5M $\Omega$	470k $\Omega$	150k $\Omega$	—
$\pm 3$	3.3M $\Omega$	1.1M $\Omega$	330k $\Omega$	100k $\Omega$
$\pm 6$	7.5M $\Omega$	2.7M $\Omega$	750k $\Omega$	220k $\Omega$
$\pm 9$	13M $\Omega$	4M $\Omega$	1.3M $\Omega$	350k $\Omega$
$\pm 12$	18M $\Omega$	5.6M $\Omega$	1.5M $\Omega$	510k $\Omega$
$\pm 15$	22M $\Omega$	7.5M $\Omega$	2.2M $\Omega$	620k $\Omega$



#### CURRENT SOURCE BIASING

$I_Q$	CURRENT SOURCE BIASING			
	10 $\mu\text{A}$	30 $\mu\text{A}$	100 $\mu\text{A}$	300 $\mu\text{A}$
$I_{set}$	1.3 $\mu\text{A}$	4 $\mu\text{A}$	15 $\mu\text{A}$	50 $\mu\text{A}$



SG1250/3250, SG4250/4250C Chip  
(See T-package diagram for pad functions)

### CONNECTION DIAGRAMS



# General-Purpose Compensated Operational Amplifiers

## SG1536/1436/1436C

SG1536/1436/1436C are intended specifically for use in high voltage applications where high common mode input ranges, high output voltage swings and low input currents are required. These devices are internally compensated and are pin compatible with industry-standard operational amplifiers.

- Usable with up to  $\pm 40V$  supplies
- Provides up to  $\pm 30V$  output voltage swing
- Common mode voltages to  $\pm 24V$
- Input current 35nA max over temperature

## SG1556/1456/1456C

This series offers excellent input characteristics plus a five-times improvement in slew rate over conventional amplifiers.

- Low bias current 15nA max
- Low input offset voltage 4.0mV max
- Fast slew rate 2.5V/ $\mu s$  typical
- Low power consumption 45mW max
- Output short circuit protection

PARAMETERS*	1536 <sup>1</sup>	1436 <sup>1</sup>	1436C <sup>1</sup>	1556	1456	1456C	UNITS
Supply Voltage	$\pm 40$	$\pm 34$	$\pm 30$	$\pm 15$	$\pm 15$	$\pm 15$	V
Operating Temperature Range	-55 to +125	0 to +75	0 to +75	-55 to +125	0 to +75	0 to +75	$^{\circ}C$
Package Types	T, Y			T, Y			-
Input Offset Voltage	5.0 (7.0)	10	12	4.0 (6.0)	10 (14)	12	mV
Input Offset Current	3.0 (7.0)	10 (14)	25	2.0 (5.0)	10 (14)	30	nA
Input Bias Current	20 (35)	40 (55)	90	15 (30)	30 (40)	90	nA
Large Signal Voltage Gain	100 (50)	70 (50)	50	100 (40)	70 (40)	25 <sup>3</sup>	V/mV
Common Mode Rejection	80	70	50	80	70	110 (typ)	dB
Power Supply Rejection	100	200	50	100	200	75 (typ)	$\mu V/V$
Input Common Mode Range <sup>2</sup>	$\pm 24$	$\pm 22$	$\pm 18$	$\pm 12$	$\pm 11$	$\pm 10.5$	V
Differential Input Voltage (V)	$\pm(V^+ +  V^-  - 3V)$			$\pm V_s$	$\pm V_s$	$\pm V_s$	V
Unity Gain Bandwidth	1.0 (typ)	1.0 (typ)	1.0 (typ)	1.0 (typ)	1.0 (typ)	1.0 (typ)	MHz
Slew Rate <sup>4</sup>	2.0 (typ)	2.0 (typ)	2.0 (typ)	2.5 (typ)	2.5 (typ)	2.5 (typ)	V/ $\mu s$
Supply Current	4.0	5.0	5.0	1.5	3.0	4.0	mA
Output Voltage Swing	$R_L = 2k\Omega$ $\pm 22$ <sup>1</sup>	$\pm 20$ <sup>1</sup>	$\pm 20$ <sup>1</sup>	$\pm 12$	$\pm 11$	$\pm 10$	V
	$R_L = 10k\Omega$ $\pm 30$ <sup>3</sup>	-	-	-	-	-	V
Noise (typ) $A_V = 100, R_s = 10k\Omega, f = 1.0 KHz,$ $BW = 1.0Hz$	50	50	50	45	45	45	$nV/(Hz)^{1/2}$ (typ)

\*Parameters apply over supply voltage range and are min./max. limits either at  $T_A = 25^{\circ}C$  (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.


<sup>1</sup>  $V_s = \pm 28V$

<sup>2</sup>  $V_s = \pm 15V$


<sup>3</sup> Inputs are shunted with back-to-back diodes for over voltage protection

<sup>4</sup>  $R_L = 5 k\Omega$

<sup>5</sup>  $R_L = 5.0k\Omega, V_s = \pm 36V.$





SG1536/1436/1436C Chip (See T-package diagram for pad functions)




SG1556/1456/1456C Chip (See T-package diagram for pad functions)

### CONNECTION DIAGRAMS



### Balancing Circuit (Optional)



# High Performance Operational Amplifiers

## SG1660

The SG1660 is a superior, functional, and pin for pin, replacement for the 301A, 748C and 201 operational amplifiers. The SG1660 is also frequently a desirable replacement for the 308/308A types due to its lower cost.

- 15nA input bias current
- 2.0nA input offset current
- Low power — 7.5mW (typ)
- CMRR of 80dB
- PSRR of 80dB
- Available in minidip

## SG1760

The SG1760 is an internally compensated version of the SG1660 and is a superior replacement for the 307 and 741 type op amps.

- 15 nA input bias current
- 2.0 nA input offset current
- Low power — 7.5 mW (typ)
- CMRR of 80 dB
- PSRR of 80 dB
- Available in minidip

PARAMETERS*	1660	1760	UNITS
Supply Voltage	±5 to ±15	±5 to ±15	V
Operating Temperature Range	0 to +70	0 to +70	°C
Package Types	T, J, M, Y, F		—
Input Offset Voltage	7.5 (10.0)	7.5 (10.0)	mV
Input Offset Current	2.0 (4)	2.0 (4)	nA
Input Bias Current	15 (25)	15 (25)	nA
Temp Coeff. Input Offset Voltage	30	30	μV/°C
Temp Coeff. Input Offset Current	0.04	0.04	nV/°C
Large Signal Voltage Gain	25 (15) <sup>1</sup>	25 (15) <sup>1</sup>	V/mV
Common Mode Rejection	(80)	(80)	dB
Power Supply Rejection	(80)	(80)	μV/V
Input Common Mode Voltage Range <sup>3</sup>	(±13.5) <sup>3</sup>	(±13.5) <sup>3</sup>	V
Differential Input Voltage	±1 <sup>4</sup>	±1 <sup>4</sup>	V
Slew Rate	$A_v = 1,$ $A_v = 10$		V/μS
	0.1	0.1	
Unity Gain Bandwidth	0.3 (typ)	0.3 (typ)	MHz
Supply Current	0.75 <sup>2</sup>	0.75 <sup>2</sup>	mA
V <sub>out</sub> R <sub>L</sub> = 10kΩ	±13	±13	V
Noise			
R <sub>s</sub> = 1kΩ f = 10Hz to 10kHz	4	4	μV (rms)
R <sub>s</sub> = 500kΩ f = 10Hz to 10kHz	20	20	(typ)

\*Parameters apply over supply voltage range and are min./max. limits either at T<sub>A</sub> = 25°C (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.



<sup>1</sup> R<sub>L</sub> = 10kΩ, V<sub>S</sub> = ±15V, V<sub>out</sub> = ±10V

<sup>2</sup> T<sub>A</sub> = 70°C (1000 μA at 0°C)


<sup>3</sup> V<sub>S</sub> = ±15V

<sup>4</sup> Inputs are shunted with back-to-back diodes for overvoltage protection.



### Compensation Circuit




(not required for 1760)





SG1660 Chip (See T-package diagram for pad functions)



SG1760 Chip (See T-package diagram for pad functions)



### CONNECTION DIAGRAMS



## **INTERFACE CIRCUITS**

Line Drivers

Line Receivers

Quad Line Receivers

Quad Bus Receivers

Quad Bus Tranceivers

Voltage Comparators

Quad Comparators

Dual Peripheral Drivers

# Voltage Comparators

## SG111/211/311

The SG111/211/311 are medium speed, high input impedance devices which are especially well suited for use in level detection and low level voltage sensing applications. Operation may be obtained from supply voltages ranging from  $\pm 15V$  down to a single  $+5V$  source.

The output, an open collector NPN capable of switching 50V and 50mA, can drive RTL, DTL, TTL, MOS logic, relays or lamps. Both input and output can be isolated from ground and the output can drive loads referred to a positive supply, ground or a negative supply. These devices also offer offset balance, strobe capability and pin configuration of the SG710 Comparator.

- Differential input voltage range of  $\pm 30V$
- 150nA maximum bias current
- Consumes 135mW at  $\pm 15V$


PARAMETERS*	111	211	311	UNITS
Operating Temperature Range	-55 to +125	-25 to +85	0 to +70	$^{\circ}C$
Package Types	T, J	T, J, M		
Supply Voltage	$\pm 15$			V
Input Offset Voltage $R_S \leq 50k$	3 (4.0) <sup>2</sup>		7.5 (10.0) <sup>2</sup>	mV
Input Offset Current	10 (20) <sup>2</sup>		50 (70) <sup>2</sup>	nA
Input Bias Current	100 (150)		250 (300)	nA
Voltage Gain	200 (typ)		200 (typ)	V/mV
Response Time <sup>1</sup>	200 (typ)		200 (typ)	nS
Saturation Voltage $I_{sink} = 50\text{ mA}$	1.5	1.5		V
$V^+ = 4.5V$				
$V^- = 0V$ $I_{sink} = 8\text{ mA}$	0.4	0.4		V
Output Leakage Current	10 (500)		50	nA
Differential Input Voltage max	$\pm 30$		$\pm 30$	V
Total Supply Voltage, $V_{84}$ max	36		36	V
Input Voltage Range	$\pm 14$ (typ)		$\pm 14$ (typ)	V
Positive Supply Current	6.0		7.5	mA
Negative Supply Current	5.0		5.0	mA
Output Voltage, $V_{74}$	50 <sup>3</sup>		40 <sup>3</sup>	V

\*Parameters apply over supply voltage range and are min./max. limits either at  $T_A = 25^{\circ}C$  (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.

<sup>1</sup> The response time specified is for a 100mV input step with 5mV overdrive.





<sup>2</sup> The offset voltages and offset currents given are the maximum values required to drive the output down to 1V or up to 14V with 1mA load.

<sup>3</sup> Output voltage levels can be changed for compatibility with DTL and T2L logic levels.



SG111/211/311 Chip (See T-package diagram for pad functions)

### CONNECTION DIAGRAMS





# Quad Comparators

## SG139/239/339 SG139A/239A/339A / SG3302\*


The SG139 series describes a monolithic IC containing four independent voltage comparators designed to provide maximum utility and versatility in a single package. Unique features of this device include the ability to operate with either a single or dual-polarity power supply and a common-mode voltage range including ground, even when using a single supply voltage. Additionally, the open-collector output stage provides easy interfacing with all types of logic circuitry.

- Wide supply voltage range: 2 to 36 volts or  $\pm 1$  to  $\pm 18$  volts.
- Low supply current (0.8 mA) insensitive to supply voltage.
- Input bias current of 25 nA typically.
- Compare voltages at ground common mode.
- Output compatible with DTL, TTL, ECL, MOS, and CMOS Logic.

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+36V or $\pm 18$ V
Differential Input Voltage	36V
Input Voltage Range (Note 1)	-0.3V to +36V
Input Current ( $V_{IN} < -0.3$ Vdc)	50mA
Output Sink Current	20mA
Power Dissipation	
N Package (plastic)	600mW
Derate above 25°C	6.0mW/°C
J Package (cerdip)	1000mW
Derate above 25°C	6.7mW/°C
Output Short Circuit to Gnd (Note 2)	Continuous
Operating Temperature Range	
SG139 (J-pkg only)	-55°C to +125°C
SG239	-25°C to +85°C
SG339	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

### CONNECTION DIAGRAM



### ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ , see Note 3)

Parameter	Conditions	SG139 SG139A			SG239/339 SG239A/339A			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Offset Voltage	At Output Switch Point, $V_0 \cong 1.4$ VDC, $V_{REF} = +1.4$ VDC and $R_S = 0\Omega$		$\pm 2.0$	$\pm 5.0$		$\pm 2.0$	$\pm 5.0$	mVDC
"A" Versions			$\pm 2.0$			$\pm 2.0$		mVDC
Input Bias Current (Note 4)	$I_{IN(+)}$ or $I_{IN(-)}$ With Output in Linear Range		25	100		25	250	nADC
Input Offset Current	$I_{IN(+)} - I_{IN(-)}$		$\pm 3.0$	$\pm 25$		$\pm 5.0$	$\pm 50$	nADC
Input Common-Mode Voltage Range (Note 1)		0		$V^+ - 1.5$	0		$V^+ - 1.5$	VDC
Supply Current	$R_L = \infty$ On All Comparators		0.8	2.0		0.8	2.0	mADC
Voltage Gain	$R_L \geq 15k\Omega$		200			200		V/mV
Large Signal Response Time	$V_{IN} =$ TTL Logic Swing, $V_{REF} = +1.4$ VDC, $V_{RL} = 5.0$ VDC and $R_L = 5.1k\Omega$		300			300		ns
Response Time (Note 5)	$V_{RL} = 5.0$ VDC and $R_L = 5.1k\Omega$		1.3			1.3		$\mu$ s
Output Sink Current	$V_{IN(+)} \geq +1.0$ VDC, $V_{IN(-)} = 0$ and $V_0 \leq +1.5$ VDC		6	16		6	16	mADC
Saturation Voltage	$V_{IN(+)} \geq +1.0$ VDC, $V_{IN(-)} = 0$ and $I_{SINK} \leq 4.0$ mA		250	500		250	500	mVDC
Output Leakage Current	$V_{IN(+)} \geq +1.0$ VDC, $V_{IN(-)} = 0$ and $V_{OUT} = 5.0$ VDC		0.1			0.1		nADC

### $T_A =$ Operating Temperature Range

Input Offset Voltage	At Output Switch Point, $V_0 \cong 1.4$ VDC, $V_{REF} = +1.4$ VDC and $R_S = 0\Omega$			$\pm 9.0$			$\pm 9.0$	mVDC
Input Offset Current	$I_{IN(+)} - I_{IN(-)}$			$\pm 100$			$\pm 150$	nADC
Input Bias Current	$I_{IN(+)}$ or $I_{IN(-)}$ With Output in Linear Range			300			400	nADC
Input Common-Mode Voltage Range		0		$V^+ - 2.0$	0		$V^+ - 2.0$	VDC
Saturation Voltage	$V_{IN(-)} \geq +1.0$ VDC, $V_{IN(+)} = 0$ and $I_{SINK} \leq 4.0$ mA			700			700	mVDC
Output Leakage Current	$V_{IN(+)} \geq +1.0$ VDC, $V_{IN(-)} = 0$ and $V_{OUT} = 30$ VDC			1.0			1.0	$\mu$ ADC
Differential Input Voltage	Keep All $V_{IN} \geq 0$ VDC (or $V^-$ , if used)			36			36	VDC

Note 1: If either input of any comparator goes more than 0.3 volt below ground, a parasitic transistor turns on causing high input current and possible faulty outputs. This condition is not destructive providing the input current is limited to less than 50 mA.  
 Note 2: Short circuits from the output to  $V^+$  can cause excessive heating and eventual destruction.  
 Note 3: Unless otherwise stated these specifications apply for  $V^+ = 5$

volts for the SG139, 239 and 339; and  $V^+ = 15$  volts for the SG139A, 239A, and 339A.  
 Note 4: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.  
 Note 5: The response time specified is for a 100 mV input step with 5.0 mV overdrive. For larger overdrive signals 300 ns can be obtained.

\* Contact factory for 3302 test limits.

### APPLICATIONS INFORMATION

These comparators are high gain, wide bandwidth devices; which, like most circuits of this type, can easily oscillate with stray feedback paths from output to input. This only occurs during the output voltage transition intervals as the comparator changes state and can be minimized by reducing the value of the input resistors to less than  $10k\Omega$ , using P.C. board wiring rather than sockets, or providing a small amount of positive feedback to cause rapid transitions. Power supply bypassing is not normally required with this circuit.


All pins of any unused comparators should be grounded.

The differential input voltage may be larger than  $V^+$  without causing damage but if negative excursions greater than -0.3 volt are possible, protection should be provided by a clamp diode and/or input resistor.

The output of this comparator is an uncommitted collector of a grounded-emitter NPN transistor. Several collectors may be tied together to provide a wired-OR function. An output pull-up resistor can be connected to any available power supply voltage up to 36 volts with respect to the GND terminal, regardless of the voltage level applied to the  $V^+$  terminal. The output can also be used as a simple SPST switch to ground when no pull-up resistor is used.

The amount of current which the output transistor can sink is limited by its drive to about 16 mA. Exceeding this current will cause the transistor to come out of saturation and the output voltage will

rise very rapidly. The amount of saturation voltage is determined by the  $r_{sat}$  of the output transistor which is approximately 60 ohms.



# Voltage Comparators

## SG710/710C

The SG710/710C are high-speed voltage comparators designed for use in level detection, low-level sensing and memory applications. Inherent component matching provides low offset voltage and drift as well as high accuracy and fast response. The output of the comparator is compatible with all forms of saturating logic.

## SG711/711C

The SG711/SG711C are dual voltage comparators designed for use in core-memory sense amplifier applications, pulse height detectors, and as a double-ended limit sensor for automatic go/no-go test equipment. Inherent component matching provides low offset voltage and drift as well as high accuracy and fast response. With an output compatible with all forms of saturation logic, the device also has provisions for independent strobing of each comparator channel.

PARAMETERS*	710	710C	711 <sup>3</sup>	711C <sup>3</sup>	UNITS
Operating Temperature Range	-55 to +125	0 to +70	-55 to +125	0 to +70	°C
Package Types	T, J, N		T, J, N		—
Supply Voltage (max)	+14.0, -7.0	+14.0, -7.0	+14.0, -7.0	+14.0, -7.0	V
Input Offset Voltage <sup>2</sup>	2.0 (3.0)	5.0 (6.5)	3.5 (6.0)	5.0 (10)	mV
Input Offset Current <sup>2</sup>	3.0 (7.0)	5.0 (7.5)	10 (20)	15 (25)	μA
Input Bias Current	20 (45)	25 (40)	75 (150)	100 (150)	μA
Voltage Gain	1250 (1000)	1000 (800)	750 (500)	700 (500)	V/V
Response Time <sup>1</sup> (typ)	40 (typ)	40 (typ)	60 (max)	40 (typ)	nS
Differential Input Voltage	±5.0	±5.0	±5.0	±5.0	V
Output Sink Current	2.0 (0.5)	1.6 (0.5)	0.5	0.5	mA
Positive Output Voltage	2.5/4.0	2.5/4.0	2.5/5.0	2.5/5.0	V
Negative Output Voltage	-1.0/0	-1.0/0	-1.0/0	-1.0/0	V
Input Common Mode Range	±5.0	±5.0	±5.0	±5.0	V
Common Mode Rejection Ratio	80	70	—	—	dB
Power Supply Current	9.0	9.0	10.0	7.2 (typ)	mA
Power Consumption	150	150	150	150	mW
Strobe Current	—	—	2.5	2.5	mA





\*Parameters apply over supply voltage range and are min./max. limits either at  $T_A = 25^\circ\text{C}$  (or over operating temperature range if enclosed in parentheses), unless otherwise indicated.

<sup>1</sup> The response time specified is for a 100mV input step with 5mV overdrive.

<sup>2</sup> The offset voltages and offset currents given are the maximum values required to drive the output to 1.4Vdc at 25°C, 1.8Vdc at 0° or -55°C, 1.0Vdc at +70° or 125°C.

<sup>3</sup> Each comparator.

### CONNECTION DIAGRAMS



# Line Drivers




## SG1488

The SG1488 is a monolithic quad line driver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.

- **Current limited output**  
10mA typ
- **Power-Off source impedance**  
300 ohms minimum
- **Simple slew rate control** with external capacitor
- **Flexible operating supply range**
- **Compatible with all DTL and TTL logic families**

PARAMETERS*	1488	UNITS
Supply Voltage (max, $T_A = 25^\circ\text{C}$ )	+15, -15	V
Input Signal Voltage (max, $T_A = 25^\circ\text{C}$ )	$-15 < V_{in} < 7.0$	V
Output Signal Voltage (max, $T_A = 25^\circ\text{C}$ )	$\pm 15$	V
Package Types	J	-
Operating Temperature Range	0 to +75	$^\circ\text{C}$
Forward Input Current ( $V_{in} = 0$ Vdc)	1.6	mA
Reverse Input Current ( $V_{in} = +5.0$ Vdc)	10	$\mu\text{A}$
Output Voltage High ( $V_{in} = 0.8$ Vdc, $R_L = 3.0\text{k}\Omega$ , $V^+ = +9.0$ Vdc, $V^- = -9.0$ Vdc) ( $V_{in} = 0.8$ Vdc, $R_L = 3.0\text{k}\Omega$ , $V^+ = +13.2$ Vdc, $V^- = -13.2$ Vdc)	+6.0 +9.0	V
Output Voltage Low ( $V_{in} = 1.9$ Vdc, $R_L = 3.0\text{k}\Omega$ , $V^+ = +9.0$ Vdc, $V^- = -9.0$ Vdc) ( $V_{in} = 1.9$ Vdc, $R_L = 3.0\text{k}\Omega$ , $V^+ = +13.2$ Vdc, $V^- = -13.2$ Vdc)	-6.0 -9.0	V
Positive Output Short-Circuit Current	+6.0/-12	mA
Negative Output Short-Circuit Current	-6.0/-12	mA
Output Resistance ( $V^+ = V^- = 0$ , $ V_{ol}  = \pm 2.0\text{V}$ )	300 (min)	$\Omega$
Positive Supply Current ( $R_L = \infty$ ) $V_{in} = 0.8/1.9\text{V}$ $V^+ = +9\text{V}$ $V^+ = 12\text{V}$ $V^+ = 15\text{V}$	6/20 7/25 12/34	mA
Negative Supply Current ( $R_L = \infty$ ) $V_{in} = 0.8/1.9\text{V}$ $V^- = -9\text{V}$ $V^- = -12\text{V}$ $V^- = -15\text{V}$	0/-17 0/-23 -2.5/-34	mA
Power Dissipation ( $V^+ = 9.0$ Vdc, $V^- = -9.0$ Vdc) ( $V^+ = 12$ Vdc, $V^- = -12$ Vdc)	333 576	mW
<b>SWITCHING CHARACTERISTICS</b> ( $V^+ = +9.0 \pm 1\%$ Vdc, $V^- = -9.0 \pm 1\%$ Vdc, $T_A = +25^\circ\text{C}$ )		
Propagation Delay Time ( $Z_L = 3.0\text{k}$ and 15 pF)	200	nS
Fall Time ( $Z_L = 3.0\text{k}$ and 15 pF)	75	nS
Propagation Delay Time ( $Z_L = 3.0\text{k}$ and 15 pF)	120	nS
Rise Time ( $Z_L = 3.0\text{k}$ and 15 pF)	100	nS

\*Parameters are min/max limits with  $V^+ = +9.0 \pm 1\%$  Vdc,  $V^- = -9.0 \pm 1\%$  Vdc,  $T_A = 0$  to  $+75^\circ\text{C}$  unless otherwise noted.



# Line Receivers




## SG1489/1489A

The SG1489 monolithic quad line receivers are designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.

- Input Resistance — 3.0k to 7.0k $\Omega$
- Input Signal Range —  $\pm 30$  Volts
- Input Threshold Hysteresis Built In
- Response Control
  - a) Logic Threshold Shifting
  - b) Input Noise Filtering

PARAMETERS*	1489/1489A	UNITS
Power Supply Voltage (max, $T_A = 25^\circ\text{C}$ )	10	V
Input Signal Range (max, $T_A = 25^\circ\text{C}$ )	$\pm 30$	V
Output Load Current ( $T_A = 25^\circ\text{C}$ )	20	mA
Package Types	J	—
Power Dissipation (Package Limitation, Ceramic Dual In-Line Package) Derate above $T_A = +25^\circ\text{C}$	1000 6.7	mW mW/ $^\circ\text{C}$
Operating Temperature Range	0 to +75	$^\circ\text{C}$
Storage Temperature Range	-65 to +175	$^\circ\text{C}$
Positive Input Current ( $V_{in} = +25$ Vdc) ( $V_{in} = +3.0$ Vdc)	3.6/8.3 0.43	mA
Negative Input Current ( $V_{in} = -25$ Vdc) ( $V_{in} = -3.0$ Vdc)	-3.6/-8.3 -0.43	mA
Input Turn-On Threshold Voltage ( $T_A = +25^\circ\text{C}$ , $V_{OL} < 0.45$ V) SG1489J SG1489AJ	1.0/1.5 1.75/2.25	V
Input Turn-Off Threshold Voltage ( $T_A = +25^\circ\text{C}$ , $V_{OH} > 2.5$ V, $I_L = -0.5$ mA) SG1489J SG1489AJ	0.75/1.25 0.75/1.25	V
Output Voltage High ( $V_{in} = 0.75$ V, $I_L = -0.5$ mA) (Input Open Circuit, $I_L = -0.5$ mA)	2.6/5.0 2.6/5.0	V
Output Voltage Low ( $V_{in} = 3.0$ V, $I_L = 10$ mA)	0.45	V
Power Supply Current ( $V_{in} = +5.0$ Vdc)	26	mA
Power Consumption ( $V_{in} = +5.0$ Vdc)	130	mW
<b>SWITCHING CHARACTERISTICS (<math>T_A = +25^\circ\text{C}</math>)</b>		
Propagation Delay Time ( $R_L = 3.9$ k $\Omega$ )	85	nS
Rise Time ( $R_L = 3.9$ k $\Omega$ )	175	nS
Propagation Delay Time ( $R_L = 390$ $\Omega$ )	50	nS
Fall Time ( $R_L = 390$ $\Omega$ )	20	nS

\*Parameters are min./max. limits with response control pin open,  $V^+ = +5.0$  Vdc  $\pm 1\%$ ,  $T_A = 0$  to  $+75^\circ\text{C}$  unless otherwise noted.



# DUAL HIGH-CURRENT OUTPUT DRIVER

## SG1627 / SG3627

### DESCRIPTION

The SG1627 and SG3627 devices are monolithic, high-speed driver integrated circuits designed to interface digital control logic with high current loads. Each device contains two independent drivers which will either source or sink up to 500 mA of current. The sink transistor is designed as a saturating switch while the source transistor can be used either as a switch or as a constant current generator with external resistor programming.


Each half of this device contains both inverting and non-inverting inputs which have two volt thresholds for high noise immunity. Either input can be used alone to switch the output, or one input can be strobed with the other. These units have been designed to directly interface with the SG1524 Regulating Pulse Width Modulator Circuit.

These devices are supplied in ceramic 16-pin D.I.L. packages. The SG1627 is specified for operation over a  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range while the SG3627 is intended for industrial applications of  $0^{\circ}\text{C}$  to  $+100^{\circ}\text{C}$ .


### FEATURES

- Two independent driver circuits
- Outputs will source or sink currents to 500 mA
- 100 nSec response time
- Full compatibility with SG1524 PWM circuit
- Constant current drive capability
- Two volt threshold for high noise immunity
- Source and sink can be separated for complementary outputs


### SCHEMATIC (one half of total device shown)



### CHIP LAYOUT



### CONNECTION DIAGRAM (TO-116 OUTLINE)



# DUAL HIGH-CURRENT OUTPUT DRIVER

## SG1627 / SG3627

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{CC}$	30V	Operating Temperature Range	
Output Collector Voltage	30V	SG1627	-55°C to +125°C
Source or Sink Current	500 mA	SG3627	0°C to +100°C
Input Voltage	5.5V	Storage Temperature Range	-65°C to +150°C
Input Current	10 mA		
Avg. Total Power Dissipation (Note 1)	1000 mW		
Derate Above 50°C	10 mW/°C		


Note 1: Total power dissipation is the sum of the control logic power plus the power of each source and sink output transistor, factored for duty cycle.

### ELECTRICAL CHARACTERISTICS


Unless otherwise stated, these specifications apply for  $T_J = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the SG1627 and  $0^\circ\text{C}$  to  $+100^\circ\text{C}$  for the SG3627.  $V_{CC} = 5V$ .

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
High-Level Input Voltage		2.8	—	5.5	Volts
Low-Level Input Voltage		0	—	1.4	Volts
Input Threshold		—	2.0	—	Volts
Low-Level Input Current	$V_I = 0$	—	-1.0	-2.0	mA
Source Off, Leakage Current	Collector $V = 30V$	—	0.3	1.0	mA
Source On, Collector Sat. (Source Emitter Grounded, $R_{SC} = 0$ )	$I_{source} = 50\text{ mA}$	—	1.1	1.7	Volts
	$I_{source} = 300\text{ mA}$	—	1.2	1.9	Volts
	$I_{source} = 500\text{ mA}$	—	1.3	2.0	Volts
Source On, Emitter Voltage	$I_{source} = -50\text{ mA}$	$(V_{CC}-3V)$	—	—	Volts
Sink Off, Leakage Current	Collector $V = 30V$	—	1.0	100	$\mu A$
Sink On, Collector Sat.	$I_{sink} = 50\text{ mA}$	—	0.2	0.4	Volts
	$I_{sink} = 300\text{ mA}, V_{CC} = 20V$	—	0.5	0.7	Volts
	$I_{sink} = 500\text{ mA}, I_{boost} = 25\text{ mA}$	—	0.5	0.7	Volts
Current Limit Sense Voltage	$R_{SC} = 10\Omega, T_A = 25^\circ\text{C}$	600	700	800	mV
Sense Voltage Temp. Coef.	$R_{SC} = 10\Omega$	—	1.8	—	mV/°C
Supply Current (Both sink transistors on)	$V_{CC} = 5V$	—	15	20	mA
	$V_{CC} = 20V$	—	50	65	mA
	$V_{CC} = 30V$	—	80	90	mA
Output Response, Turn On	Fig. 4, $R_L = 24\Omega, T_A = 25^\circ\text{C}$	—	50	—	nS
Output Response, Turn Off	Fig. 4, $R_L = 24\Omega, T_A = 25^\circ\text{C}$	—	100	—	nS
Thermal Resistance $\theta_{JA}$		—	80	110	°C/W
Thermal Resistance $\theta_{JC}$		—	45	60	°C/W

### TOTEM POLE OUTPUT SWITCH CIRCUIT



### "TOTEM POLE" OUTPUT WAVEFORM



# High-Current Switch Driver

## ADVANCE DATA SG1629 / 3629

Note: Performance data described herein represent design goals. Final device specifications are subject to change.

The SG1629 and SG3629 are monolithic integrated circuits designed to generate the positive and negative base currents ( $I_{b1}$  and  $I_{b2}$ ) required for high-speed, high power switching transistors. These units are intended to interface between the secondary of a drive transformer and the base of an NPN switching device. Positive drive current can be made constant with an external programming resistor, or can be clamped with a diode to keep the switching device out of saturation. Negative turn-off current is derived from a negative voltage generated in an external capacitor. All operating power is supplied by the transformer secondary and these devices can be floated at high levels with respect to ground for off-line, bridge converters.

For medium power applications, these units are available in an 8-pin, mini-cerdip, D.I.L. package; while high power capability is offered in a 9-pin, TO-66 case. In either package, the SG1629 is specified for operation over a -55°C to +125°C temperature range while the SG3629 is intended for industrial applications of 0°C to +100°C.

- Self-generating positive and negative currents
- Constant source current ( $I_{b1}$ ) to one amp
- Two amp peak sink current ( $I_{b2}$ ) to negative voltage
- Floating operation
- Baker clamp input for non-saturated switching
- 200 nanosecond response

### Absolute Maximum Ratings:

Input Voltage + or - Inputs	20V
Collector to Emitter Voltage, Source or Sink	20V
Source Current	2.0 A
Sink Current	3.0 A
Sink Rectifier Current	100 mA
Average Total Power Dissipation (Note 1)	
R-Package (TO-66)	2500 mW
Derate above 50°C	25 mW/°C
Y-Package (Mini-cerdip)	800 mW
Derate above 50°C	8 mW/°C
Operating Temperature Range	
SG1629	-55°C to +125°C
SG3629	0°C to +100°C
Storage Temperature Range	-65°C to +150°C


Note 1: Total power dissipation must include the power in both source and sink transistors times the duty cycle for each.

### Electrical Characteristics:



(Unless otherwise stated, these specifications apply for  $T_A = -55°C$  to +125°C for the SG1629 and 0°C to +100°C for the SG3629.)

Parameter	Conditions	Typ.	Units
Collector to Emitter Voltage Source or Sink	$V_{BE} = 0$	30	V
Source Saturation Voltage	$I_{source} = 100$ mA	1	V
	$I_{source} = 500$ mA	1.5	V
	$I_{source} = 1$ A	2	V
Clamp Current	$+V_{in} = 20$ V	18	mA
Current Limit Sense Voltage	$I_{source} = 100$ mA	.65	V
	$I_{source} = 1$ A	.7	V
Sink Saturation Voltage Force Beta = 100	$I_{sink} = 100$ mA	1.0	V
	$I_{sink} = 500$ mA	1.2	V
	$I_{sink} = 2$ A	1.5	V
Sink Current Gain	$I_{sink} = 2$ A	500	
Collector to Emitter Leakage Source or Sink	$V_{BE} = 0, V_{CE} = 20$ V	5	$\mu$ A
Sink Rectifier Forward Voltage	$I_F = 50$ mA	1	V
Sink Rectifier Leakage Current	$V_R = 40$	1	$\mu$ A
Source Response			
Turn On		200	nSec
Turn Off		200	nSec
Sink Response			
Turn On		200	nSec
Turn Off		400	nSec
Thermal Resistance			
R-Package			
$\sigma_{JA}$		40	°C/W
$\sigma_{JC}$		7	°C/W
Y-Package			
$\sigma_{JA}$		125	°C/W
$\sigma_{JC}$		.40	°C/W

### Schematic:



### Connection Diagrams:



# High-Current Switch Driver

## SG1629 / 3629




Figure 1. A centertapped secondary provides low-loss derivation of negative bias voltage. R3 is only necessary if control of discharge current is required.




Figure 2. Maximum drive current consistent with load demand is provided by anti-saturation clamp diode D1, a high-voltage, high-speed, device.




Figure 3. A non-centertapped secondary can also be used to generate a negative bias voltage by the voltage drop across R4. In any of the above applications, R5 can be used to keep the switching transistor off under static conditions while the use of C1 alone to the sink drive will provide dynamic turn-off without a steady-state discharge of C2.



# SG5520/7520 Series Sense Amplifiers

SG7520/39 — High Speed Sense Amplifiers will detect bipolar differential signals from memory core arrays and provide logic-level outputs for interfacing with external logic. These devices are intended for systems requiring threshold voltage levels of  $\pm 15$  mV to  $\pm 40$  mV.

SG7520/21 — Two sense amplifiers are connected to a common output stage with capability of being flip-flop connected as part of the memory output register.

SG7522/23 — Two sense amplifiers are connected to a common output stage. Open collector output transistors may be used as wired-OR.

SG7524/25 — Two sense amplifiers with independent output stages.

SG7528/29 — Similar to SG7524/25 except analog test points are brought out.

SG7534/35 — Similar to the SG7524/25 except it has logically inverted outputs with open collectors for wired-OR.

SG7538/39 — Similar to the SG7528/29 except it has logically inverted outputs with open collectors for wired-OR.

SG55XX Series — Available for operation over full temperature range.

PARAMETERS <sup>1</sup>	CONDITIONS	SG7520, 21, 22, 23, 24, 25, 28, 29, 34, 35, 38, 39	UNITS
Operating Temperature Range	Free Air	0 to +70	°C
Package Types		J, N (16 pin)	°C
Differential Input Threshold Voltage (min/typ/max) <sup>2</sup>	$V_{ref} = 15$ mV SG7520, 22, 24, 28, 34, 38 $V_{ref} = 40$ mV SG7521, 23, 25, 29, 35, 39 SG7520, 22, 24, 28, 34, 38 SG7521, 23, 25, 29, 35, 39	11/15/19 8/15/22 36/40/44 33/40/47	mV
Common Mode Input Firing Voltage <sup>3</sup>	$T_A = 25^\circ\text{C}$ , Common Mode Input Pulse: $t_r = t_f \leq 15$ ns, $t_{p(in)} = 50$ ns	$\pm 2$ (typ)	V
Differential Input Bias Current	$V^+ = 5.25$ V, $V^- = -5.25$ V, $V_{inD} = 0$ mV	75	$\mu\text{A}$
Logical 1 Input Voltage (gate & strobe inputs)	$V^+ = 4.75$ V, $V^- = -4.75$ V, $V_{in(0)} = 0.8$ V	2	V
Logical 0 Input Voltage (gate & strobe inputs)	$V^+ = 4.75$ V, $V^- = -4.75$ V, $V_{in(1)} = 2$ V	0.8	V
Logical 0 Level Input Current (gate & strobe inputs)	$V^+ = 5.25$ V, $V^- = -5.25$ V, $V_{in(0)} = 0.4$ V	-1.6	mA
Logical 1 Level Input Current (gate & strobe inputs)	$V^+ = 5.25$ V, $V^- = -5.25$ V, $V_{in(1)} = 2.4$ V (with $V_{in(1)} = V^+$ )	40 1	$\mu\text{A}$ mA
Logical 1 Output Voltage	$V^+ = 4.75$ V, $V^- = -4.75$ V, $I_{load} = -400$ $\mu\text{A}$ , $V_{in(1)} = 2$ V, $V_{in(0)} = 0.8$ V	2.4	V
Logical 0 Output Voltage	$V^+ = 4.75$ V, $V^- = -4.75$ V, $I_{sink} = 16$ mA, $V_{in(0)} = 0.8$ V	0.4	V
V+ Supply Current	$T_A = 25^\circ\text{C}$	28 (typ)	mA
V- Supply Current	$T_A = 25^\circ\text{C}$	-15 (typ)	mA
Output Short Circuit Current (except 7520/21Q)	$V^+ = 5.25$ V, $V^- = -5.25$ V	2.1/3.5	mA
Output Q Short Circuit Current 7520/21	$ V^+ = 5.25$ V, $V^- = 5.25$ V	3.3/5.0	mA
Output Leakage Current (7522/23/34/35/38/39)	$V^+ = 4.75$ V, $V^- = -4.75$ V, $V_{out} = 5.25$ V, $V_{in} = 2$ V	250	$\mu\text{A}$
Differential Input Overload Recovery Time <sup>4</sup>	$V_{inD} = 2$ V, $t_r = t_f = 20$ ns, $T_A = 25^\circ\text{C}$	20 (typ)	nS
Common Mode Input Overload Recovery Time <sup>5</sup>	$V_{inCM} = \pm 2$ V, $t_r = t_f = 20$ ns, $T_A = 25^\circ\text{C}$	20 (typ)	nS
Minimum Cycle Time	$T_A = 25^\circ\text{C}$	200 (typ)	nS

PROPAGATION DELAY TIMES ( $T_A = 25^\circ\text{C}$ )	7520/21 (nS MAX)		7522/23 (nS MAX)	7524/25 (nS MAX)	7528/29 (nS MAX)	7534/35 (nS MAX)	7538/39 (nS MAX)
	INPUT	OUTPUT Q	OUTPUT $\bar{Q}$	OUTPUT	OUTPUT	OUTPUT	OUTPUT
Input: A <sub>1</sub> - A <sub>2</sub> or B <sub>1</sub> - B <sub>2</sub>	tpd(1)D (40)	tpd(0)D (55)	tpd(0)D (45)	tpd(1)D (40)	tpd(0)D (40)	tpd(0)D (40)	tpd(0)D (40)
Input: Strobe A or B	tpd(1)S (30)	tpd(0)S (55)	tpd(0)S (40)	tpd(1)S (30)	tpd(0)S (30)	tpd(0)S (30)	tpd(0)S (30)
Input: Gate Q	tpd(1)G <sub>Q</sub> (20)	tpd(0)G <sub>Q</sub> (30)	tpd(0)G (25)				
Input: Gate $\bar{Q}$		tpd(1)G $\bar{Q}$					





<sup>1</sup> Parameters are min./max. limits with  $V^+ = 5$  V,  $V^- = -5$  V,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$  unless otherwise specified.

<sup>2</sup>  $V_T$  is defined as the d-c input voltage required to force the output of the sense amplifier to the logic gate threshold voltage level.

<sup>3</sup>  $V_{CMF}$  is the common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable signal present.

<sup>4</sup> Time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.

<sup>5</sup> Time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.



# Quad Bus Transceiver

## SG55138 / SG75138

### Description:

The SG55138 and SG75138 Quad Bus Transceiver are designed for two way data communication over single ended transmission lines. Each of the four identical channels consists of a TTL input driver and a TTL output receiver. The driver output is of the open-collector type, and is designed to handle loads of up to 100 mA (50 ohms to 5V). The receiver input is internally connected to the driver output, and has a high impedance to minimize loading of the transmission line. Because of the high driver current, and the high receiver impedance, a very large number (typically hundreds) of transceivers may be connected to a single data bus. The receiver design also features a threshold of 2.3V (typical), providing a greater noise margin than would be possible with a TTL threshold receiver. This device also features a common driver strobe which turns off all drivers (high impedance), but does not affect receiver operation. This circuit is designed for operation from a single 5 volt supply, and it includes a provision to minimize loading of the data bus when the power supply voltage is zero. This circuit is available in the 16-pin ceramic (J) package. The SG75138 is characterized for industrial temperature range operation (0°C to 70°C), and the SN55138 is characterized for military temperature range operation (-50°C to 125°C).

### Features:

- Single 5V Supply
- High Threshold Receivers
- High Input Impedance Receivers
- Four Independent Channels
- Common Driver Strobe
- TTL/DTL Compatible Driver and Strobe Inputs With Clamp Diodes
- High Speed Operation
- 100 mA Open-Collector Driver Outputs
- TTL Compatible Receiver Outputs
- Available in 16-Pin Ceramic (J) Packages

### Absolute Maximum Ratings

Supply voltage, V <sub>CC</sub>	7.0V
Input voltage, V <sub>IN</sub>	5.5V
Driver output sink current	150 mA
Storage temperature	-65°C to 150°C
Operating free air temperature,	
SG55138	-55°C to 125°C
SG75138	0°C to 70°C

### Electrical Characteristics over recommended operating free-air temperature range.

PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
V <sub>IH</sub>	High Level Input Voltage, Driver or Strobe Inputs	2.0			V	
V <sub>IH(R)</sub>	High Level Input Voltage, Rec. Input	V <sub>I</sub> = 2.0V V <sub>OH</sub> = 0.4V I <sub>OH</sub> = 16mA	SG55138	3.2		V
			SG75138	2.9		V
V <sub>IL</sub>	Low Level Input Voltage, Driver or Strobe Inputs			0.8	V	
V <sub>IL(R)</sub>	Low Level Input Voltage, Rec. Input	V <sub>A</sub> = 2.0V V <sub>OH</sub> = 2.4V I <sub>OH</sub> = 0.4mA	SG55138	1.5		V
			SG75138	1.8		V
V <sub>OH</sub>	High Level Output Voltage, Rec. Output	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -4mA V <sub>IL(R)</sub> = MAX., V <sub>S</sub> = 2.0V	2.4	3.5	V	
V <sub>OL</sub>	Low Level Output Voltage, Rec. Output	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 16mA V <sub>IH(R)</sub> = MIN., V <sub>S</sub> = 2.0V		400	mV	
V <sub>OL</sub>	Low Level Output Voltage, Driver Output	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 100mA V <sub>S</sub> = 0.8V, V <sub>D</sub> = 2.0V		450	mV	
I <sub>IH</sub>	High Level Input Current, Driver or Strobe Inputs	V <sub>I</sub> = 2.4V		40	μA	
		V <sub>I</sub> = V <sub>CC</sub>		1	mA	
I <sub>IH</sub>	High Level Input Current, Receiver Input	V <sub>CC</sub> = 5.0V, V <sub>I</sub> = 4.5V V <sub>S</sub> = 2.0V		25	300	μA
I <sub>IL</sub>	Low Level Input Current, Driver or Strobe Inputs	V <sub>CC</sub> = MAX., V <sub>I</sub> = 0.4V	-1	-1.6	mA	
I <sub>IL</sub>	Low Level Input Current, Receiver Input	V <sub>CC</sub> = MAX., V <sub>I</sub> = 0.45V V <sub>S</sub> = 2.0V		-50	μA	
I <sub>OS*</sub>	Short Circuit Output Current, Rec. Output	V <sub>I</sub> = 0.8V, V <sub>D</sub> = 2.0V V <sub>CC</sub> = MAX.	-18	-30	-55	mA
I <sub>OCL</sub>	Supply Current, All Drivers On	V <sub>CC</sub> = MAX., V <sub>S</sub> = 0.8V V <sub>IH</sub> = 2.0V		50	65	mA
I <sub>CCO</sub>	Supply Current, All Drivers Off	V <sub>CC</sub> = MAX., V <sub>S</sub> = 2.0V V <sub>S</sub> = 3.5V		42	55	mA
R <sub>IN</sub>	Input Current with Power Off, Receiver Input	V <sub>CC</sub> = 0.0V, V <sub>I</sub> = 4.5V		1.1	1.5	mA
V <sub>IC</sub>	Input Clamp Voltage, Strobe, Driver Inputs	V <sub>CC</sub> = MIN., I <sub>S</sub> = -12mA		-1.5		V

\* Not more than one output at a time should be shorted.


### Recommended Operating Conditions

	MIN.	NOM.	MAX.	UNIT
Supply Voltage, V <sub>CC</sub> , SG55138	4.5	5.0	5.5	V
Supply Voltage, V <sub>CC</sub> , SG75138	4.75	5.0	5.25	V
Driver Output Low Current, I <sub>OL(R)</sub>			100	mA
Receiver Output Low Current I <sub>OL(R)</sub>			16	mA
Receiver Output High Current, I <sub>OH(R)</sub>			-4	mA
Operating Free-Air Temp., SG55138	-55		+125	°C
Operating Free-Air Temp., SG75138	0		+70	°C

### Switching Characteristics, V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C


PARAMETER	TEST COND.	MIN.	NOM.	MAX.	UNITS
t <sub>PLH(D-B)</sub>	Propagation delay, low to high level bus output from driver input.		15	24	ns
t <sub>PHL(D-B)</sub>	Propagation delay, high to low level bus output from driver input.		14	24	ns
t <sub>PLH(S-B)</sub>	Propagation delay, low to high level bus output from strobe input.	V <sub>D</sub> = 2.4V C <sub>L</sub> = 50pf R <sub>L</sub> = 500 V <sub>I</sub> = 5.0V	18	28	ns
t <sub>PHL(S-B)</sub>	Propagation delay, high to low level bus output from strobe input.		22	32	ns
t <sub>PLH(B-R)</sub>	Propagation delay, low to high level receiver output from bus input.	V <sub>S</sub> = 2.4V C <sub>L</sub> = 15pf R <sub>L</sub> = 4000 V <sub>I</sub> = 5.0V	7	15	ns
t <sub>PHL(B-R)</sub>	Propagation delay, high to low level receiver output from bus input.		8	15	ns

### LOGIC DIAGRAM



Positive logic: B =  $\bar{D} + S$ , R =  $\bar{B}$

### CHIP LAYOUT



# Quad Line Receiver

## SG55154 / SG75154

### Description

The SG55154 and SG75154 are monolithic Quadruple Line Receivers designed to meet the requirements of EIA Standard RS-232-C. These devices are intended to interface between data terminal equipment and communication equipment but they can also be used for many other types of relatively short, single-line, point-to-point data transmission systems. While these devices are normally operated from a single 5-volt supply, a built-in regulator allows operation to 12 volts without additional components.

Two forms of hysteresis are provided: For normal operation, the threshold-control terminals are connected to  $V_{CC1}$ , pin 15 and the circuit operates with a wide hysteresis loop which yields no change in the output should the inputs go to zero. In the fail-safe mode of operation, the threshold-control terminals are left open and the hysteresis loop is reduced such that the output will always go high if the input goes to zero.

These units are packaged in a 16-pin hermetic cerdip dual-in-line package. The SG55154 is rated for  $-55^{\circ}$  to  $+125^{\circ}\text{C}$  operation while the SG75154 is specified for operation over a  $0^{\circ}$  to  $+70^{\circ}\text{C}$  range.

### Features

- Fail-safe capability with adjustable input threshold
- $3\text{ k}\Omega$  to  $7\text{ k}\Omega$  input resistance
- Outputs compatible with DTL or TTL
- Built-in hysteresis
- 5V or 12V single supply operation

### Absolute Maximum Ratings

Normal Supply Voltage (pin 15)	7V
Alternate Supply Voltage (pin 16)	14V
Input Voltage to $T_A = 70^{\circ}\text{C}$	$\pm 25\text{V}$
to $T_A = 125^{\circ}\text{C}$	$\pm 10\text{V}$
Operating Temperature Range	
SG55154	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SG75154	$0^{\circ}$ to $70^{\circ}\text{C}$
Storage Temperature Range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Power Dissipation	1000 mW
Derate above $25^{\circ}\text{C}$	8 mW/ $^{\circ}\text{C}$

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) (See Note 1)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	High-level input voltage		3			V
$V_{IL}$	Low-level input voltage				-3	V
$V_{T+}$	Positive-going threshold voltage	Normal operation	0.8	2.2	3	V
		Fail-safe operation	0.8	2.2	3	V
$V_{T-}$	Negative-going threshold voltage	Normal operation	-3	-1.1	0	V
		Fail-safe operation	0.8	1.4	3	V
$V_{T+}-V_{T-}$	Hysteresis	Normal operation	0.8	3.3	6	V
		Fail-safe operation	0	0.8	2.2	V
$V_{OH}$	High-level output voltage	$I_{OH} = -400\ \mu\text{A}$	2.4	3.5		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 16\ \text{mA}$		0.23	0.4	
$r_i$	Input resistance	$\Delta V_I = -25\text{V}$ to $-10\text{V}^*$	3	5	7	k $\Omega$
		$\Delta V_I = -10\text{V}$ to $-3\text{V}$	3	5	7	
		$\Delta V_I = -3\text{V}$ to $3\text{V}$	3	6		
		$\Delta V_I = 3\text{V}$ to $10\text{V}$	3	5	7	
		$\Delta V_I = 10\text{V}$ to $25\text{V}^*$	3	5	7	
$V_{I(open)}$	Open-circuit input voltage	$I_I = 0$	0	0.2	2	V
$I_{OS}$	Short-circuit output current**	$V_{CC1} = 5.5\text{V}$ , $V_I = -5\text{V}$	-10	-20	-40	mA
$I_{CC1}$	Supply current from $V_{CC1}$	$V_{CC1} = 5.5\text{V}$ , $T_A = 25^{\circ}\text{C}$		20	35	mA
$I_{CC2}$	Supply current from $V_{CC2}$	$V_{CC2} = 13.2\text{V}$ , $T_A = 25^{\circ}\text{C}$		23	40	mA

\* $T_A = +70^{\circ}\text{C}$  Maximum


\*\*Not more than one output should be shorted at a time.

NOTE 1: Above specifications guaranteed over  $-55^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$  for SG55154 and  $0^{\circ} < T_A < 70^{\circ}\text{C}$  for SG75154. All typical values are at  $V_{CC1} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .


NOTE 2: The algebraic convention where the most-positive (least-negative) limit is designed as maximum is used in this data sheet for logic and threshold levels only, e.g., when  $-3\text{V}$  is the maximum, the minimum limit is a more-negative voltage.

Switching Characteristics,  $V_{CC1} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ ,  $N = 10$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high level output	$C_L = 50\ \text{pF}$ , $R_L = 390\ \Omega$		22		ns
$t_{PHL}$	Propagation delay time, high-to-low level output			20		ns
$t_{TLH}$	Transition time, low-to-high output			9		ns
$t_{THL}$	Transition time, high-to-low output			6		ns



CHIP LAYOUT



CONNECTION DIAGRAM

DUAL-IN-LINE PACKAGE (TOP VIEW)

# Dual Peripheral Drivers

## SG55450B/75450B

## SG55460/75460

The SG55450B and SG55460 Series are general purpose dual peripheral drivers whose output stage includes a completely uncommitted, high-voltage, high current NPN transistor. Inputs to the standard TTL gates are diode clamped and fully DTL/TTL compatible. The output transistors of the SG55450B and SG75450B are capable of sinking 300 mA and will withstand 30 volts when off. The SG55460 and SG75460 devices have the same current rating but with higher voltage capability of 40 volts and only slight reduction in switching speeds.

The SG55450B and SG55460 are characterized for operation over the full military temperature range of -55°C to +125°C while the SG75450B and SG75460 are designed for 0°C to +70°C operation.

- Current capacity of 300 mA per driver
- High output voltage capability
- High-speed switching characteristics
- Both military and commercial temperature ranges

### ABSOLUTE MAXIMUM RATINGS (Note 1)

	SG55460B SG75460B	SG55460 SG75460
Supply Voltage, V <sub>CC</sub>	7V	7V
Input Voltage	5.5V	5.5V
V <sub>CC</sub> to Substrate Voltage	35V	40V
Collector to Substrate Voltage	35V	40V
Collector to Base Voltage	35V	40V
Collector to Emitter Voltage (Note 2)	30V	40V
Emitter to Base Voltage	5V	5V
Collector Current (Note 3)	300mA	300mA
Power Dissipation		
N Package (plastic)	600mW	600mW
Derate above 25°C	6.0mW/°C	6.0mW/°C
J Package (cerdip)	1000mW	1000mW
Derate above 25°C	6.7mW/°C	6.7mW/°C
Operating, Free Air Temperature Range		
SG55450B, SG55460	-55°C to +125°C	
SG75450B, SG75460	0°C to +70°C	
Storage Temperature Range	-65°C to +150°C	

### NOTES:

1. Voltage values shown are with respect to ground terminal unless otherwise specified.
2. With base-to-emitter resistance less than 500Ω.
3. Both sides of circuit may conduct rated current simultaneously provided power dissipation rating is not exceeded.

## ELECTRICAL CHARACTERISTICS

(over operating temperature range and with V<sub>CC</sub> = 5V ± 5%, unless otherwise specified)

### TTL GATES

Parameter	Test Conditions	Min.	Typ.	Max.	Units
High-level input voltage, V <sub>IH</sub>	V <sub>OL</sub> < 0.4V, I <sub>OL</sub> = 16mA	2	---	---	V
Low-level input voltage, V <sub>IL</sub>	V <sub>OH</sub> > 2.4V, I <sub>OH</sub> = -4mA	---	---	0.8	V
High-level output voltage, V <sub>OH</sub>	V <sub>I</sub> = 0.8V, I <sub>OH</sub> = -4mA	2.4	3.3	---	V
Low-level output voltage, V <sub>OL</sub>	V <sub>IH</sub> = 2.0V, I <sub>OL</sub> = 16 mA	---	.25	0.4	V
Input clamp voltage, V <sub>I</sub>	I <sub>I</sub> = -12mA	---	-1.2	-1.5	V
High-level input current, I <sub>IH</sub>	V <sub>I</sub> = 2.4V	---	---	40	μA
High-level strobe current, I <sub>IH</sub>	V <sub>I</sub> = 2.4V	---	---	80	μA
Low-level input current, I <sub>IL</sub>	V <sub>I</sub> = 0.4V	---	---	-1.6	mA
Low-level strobe current, I <sub>IL</sub>	V <sub>I</sub> = 0.4V	---	---	-3.2	mA
Input current at max. V, I <sub>I</sub>	V <sub>I</sub> = 5.5V	---	---	1.0	mA
Strobe current at max. V, I <sub>IS</sub>	V <sub>S</sub> = 5.5V	---	---	2.0	mA
Output short circuit current, I <sub>OS</sub>	V <sub>I</sub> = 0	-18	-35	-65	mA
Supply current, high out, I <sub>CC</sub> H	V <sub>I</sub> = 0	---	2	4	mA
Supply current, low out, I <sub>CC</sub> L	V <sub>I</sub> = 5V	---	6	11	mA

### OUTPUT TRANSISTORS (High current measurements made with pulse techniques)


Parameter	Test Conditions	55450B	75450B	55460	75460	Units
Collector-base breakdown BV <sub>CBQ</sub>	I <sub>C</sub> = 100μA, I <sub>E</sub> = 0	35	35	40	40	V min.
Collector-emitter breakdown BV <sub>CE</sub>	I <sub>C</sub> = 100μA, R <sub>BE</sub> = 500Ω	30	30	40	40	V min.
Emitter-base breakdown BV <sub>EBQ</sub>	I <sub>E</sub> = 100μA, I <sub>C</sub> = 0	5	5	5	5	V min.
Base-emitter voltage V <sub>BE</sub>	I <sub>B</sub> = 10mA, I <sub>C</sub> = 100 mA	1.2	1.0	1.2	1.0	V max.
	I <sub>B</sub> = 30mA, I <sub>C</sub> = 300 mA	1.4	1.2	1.4	1.2	V max.
Collector-emitter saturation V <sub>CE</sub> (SAT)	I <sub>B</sub> = 10mA, I <sub>C</sub> = 100mA	.5	.4	.5	.4	V max.
	I <sub>B</sub> = 30mA, I <sub>C</sub> = 300mA	.8	.7	.8	.7	V max.
Current transfer ratio h <sub>FE</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 100mA, T <sub>A</sub> = 25°C	25	25	25	25	min.
	V <sub>CE</sub> = 3V, I <sub>C</sub> = 300mA, T <sub>A</sub> = 25°C	30	30	30	30	min.
	V <sub>CE</sub> = 3V, I <sub>C</sub> = 100mA, T <sub>A</sub> = min.	10	20	10	20	min.
	V <sub>CE</sub> = 3V, I <sub>C</sub> = 300 mA, T <sub>A</sub> = min.	15	25	15	25	min.

## SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C)

Parameter	Test Conditions	55450B, 75450B		55460, 75460		Units
		Typ.	Max.	Typ.	Max.	
<b>TTL GATES</b>						
Propagation delay time						
Low-to-high-level output, t <sub>PLH</sub>	C <sub>L</sub> = 15 pF	12	22	22	---	nS
Propagation delay time						
High-to-low-level output, t <sub>PHL</sub>	R <sub>1</sub> = 400Ω	8	15	8	---	nS
<b>OUTPUT TRANSISTORS</b>						
Delay time, t <sub>d</sub>	I <sub>C</sub> = 200mA	8	15	10	---	nS
Rise time, t <sub>r</sub>	I <sub>B</sub> (1) = 20mA	12	20	16	---	nS
	I <sub>B</sub> (2) = -40mA					
Storage time, t <sub>s</sub>	V <sub>BE</sub> (OH) = -1V	7	15	23	---	nS
Fall time, t <sub>f</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 50Ω	6	15	14	---	nS


### GATES & TRANSISTORS COMBINED

<b>Propagation delay time</b>						
Low-to-high-level out, t <sub>PLH</sub>	I <sub>C</sub> = 200mA	20	30	46	66	nS
High-to-low-level out, t <sub>PHL</sub>	C <sub>L</sub> = 15 pF	20	30	35	60	nS
<b>Transition time</b>						
Low-to-high-level out, t <sub>TLH</sub>	R <sub>L</sub> = 50Ω	7	12	10	20	nS
High-to-low-level out, t <sub>THL</sub>		9	15	10	20	nS



CONNECTION DIAGRAM

Note: The substrate (pin 8) must always be at the most negative voltage for proper device operation.



CHIP BONDING DIAGRAM

## **TRANSISTOR ARRAYS**

# High Voltage, Medium Current Driver Arrays

## SG2001 / SG2002 / SG2003

### Description

These high voltage, medium current driver arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units feature open collector outputs and integral suppression diodes for inductive loads. Peak inrush currents to 600mA are allowable, making them ideal for driving tungsten filament lamps also.

Three different input configurations provide optimized designs for interfacing with TTL, DTL, PMOS, or CMOS drive signals.

In all cases, the individual Darlington pair collector current rating is 500mA. However, outputs may be paralleled for higher load current capability. All devices are supplied in a 16-pin dual in-line ceramic package.


**Absolute Maximum Ratings** (at 25°C free-air temperature for any one Darlington unless otherwise noted).

Output Voltage, $V_{CE}$	50V
Input Voltage, $V_{in}$	20V
Peak Collector Current, $I_C$	600mA
Continuous Collector Current, $I_C$	500mA
Continuous Base Current, $I_B$	25mA
Power Dissipation, PD (per device)	1.0W
Total Package* Limitation	2.0W
Derating Factor above 25°C	13mW/°C
Ambient Temperature Range (Operating) $T_A$	-55°C to +125°C
Storage Temperature Range, $T_S$	-65°C to +175°C

\*Under normal operating conditions, these units will sustain 350mA per output with  $V_{CC} = 1.5V$  at 70°C with a pulse width of 20ms and a duty cycle of 30%.

### Features


- Collector currents to 600mA
- Low saturation voltage
- High speed switching
- Closely matched parameters




Electrical Characteristics at 25°C (unless otherwise noted)

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	Limits		Units
			Min.	Max.	
Output Leakage Current	$I_{CEX}$	$V_{CE} = 50V; T_A = 70°C$		100	$\mu A$
Collector-Emitter Saturation Voltage	$V_{CE}(\text{Sat})$	$I_C = 350mA; I_B = 500\mu A$ $I_C = 100mA; I_B = 250\mu A$		1.6 1.1	V
Input Current Type SG-2002 Type SG-2003	$I_{in \text{ on}}$	$V_{in} = 17V$ $V_{in} = 3.85V$		1.3 1.35	mA
Input Current SG-2002	$I_{in \text{ off}}$	$V_{in} = 6V, T_A = 70°C$		50	$\mu A$
Input Voltage Type SG-2002 Type SG-2003	$V_{in \text{ on}}$	$V_{CE} = 2V; I_C = 350mA$ $V_{CE} = 2V; I_C = 350mA$		13 3.5	V
DC Forward Current Transfer Ratio Type SG-2001	$h_{FE}$	$V_{CE} = 2V; I_C = 350mA$	1000		
Input Capacitance	$C_{in}$			30	pf
Turn-On Delay	$t_{PLM}$	$0.5E_{in}$ to $0.5E_{out}$		5	$\mu S$
Turn-Off Delay	$t_{PHL}$	$0.5E_{in}$ to $0.5E_{out}$		5	$\mu S$
Clamp Diode Leakage Current	$I_R$	$V_R = 50V$		50	$\mu A$
Clamp Diode Forward Voltage	$V_F$	$I_F = 350mA$		2.0	V


### CONNECTION DIAGRAM



### CHIP LAYOUT



### TYPICAL APPLICATIONS



# Transistor Arrays

## SG3018/3018A/3821/3822/3823/3086

(CA3018/3018A) (CA3045, 3046) (CA3026/3054) (CA3086)

These transistor arrays offer  $V_{BE}$  typically matched to  $\pm 0.5$  mV, less than 10% variation in  $h_{fe}$ , operation from dc to 300 MHz, high current gain from 10  $\mu$ A to 10 mA and high voltage capability.

SG3018/SG3018A (CA3018, 3018A) Darlington Transistor Pairs — consists of four monolithic transistors. Two of the four are internally connected into a Darlington configuration with a typical current gain of 4000. The other two transistors are separate conventional types.

SG3821 (CA3046, 3045) Matched Transistor Array — five general purpose monolithic NPN transistors internally connected to form two independent differential amplifiers, each with its associated current source transistor.

SG3822 (CA3026, 3054) Dual Differential Transistors — six monolithic NPN transistors internally connected to form two independent differential amplifiers, each with its associated current source transistor.

SG3823 Dual Darlington Transistor Array — six monolithic transistors. Four are internally connected as two independent Darlington Amplifiers with a typical gain of 4000. The other two transistors are separate conventional types.

### ABSOLUTE MAXIMUM RATINGS

Collector-substrate Voltage  
Collector-base Voltage  
Collector-emitter Voltage

40V (CA Series 20V)  
40V (CA Series 20V)  
25V (CA Series 15V)

Emitter-base Voltage  
Collector-Current  
Operating Temperature Range


5V  
50mA  
0–125°C (CA Series 0–70°C)

PARAMETERS*	CONDITIONS	3018, 3018A, 3821, 3822, 3823,	CA3018/3026/3054 3045/3046/3086	UNITS
Collector-Substrate Breakdown	$I_C = 10\mu A, I_B = 0$	40	20	V
Collector-Base Breakdown	$I_C = 10\mu A, I_E = 0$	40	20	V
Collector-Emitter Breakdown	$I_C = 100\mu A, I_B = 0$	25	15	V
Emitter-Base Breakdown	$I_E = 10\mu A, I_C = 0$	5	5	V
Collector-Substrate Leakage	$V_{CS} = 20V, I_B = 0$	80	80	nA
Collector-Base Leakage	$V_{CB} = 20V, I_E = 0$	40	40	nA
Collector-Emitter Leakage	$V_{CE} = 20V, I_B = 0$	500	500	nA
Forward Current-Transfer Ratio	$V_{CE} = 5V, I_C = 10\mu A$	80 (typ)	80 (typ)	—
Forward Current-Transfer Ratio	$V_{CE} = 5V, I_C = 1mA$	50/400	50/400	—
Forward Current-Transfer Ratio	$V_{CE} = 5V, I_C = 10mA$	80 (typ)	80 (typ)	—
Collector-Emitter Saturation	$I_C = 10mA, I_B = 1mA$	0.5 (typ)	0.5 (typ)	V
Gain-Bandwidth Product	$V_{CE} = 5V, I_C = 3mA$	500 (typ)	500 (typ)	MHz
Collector-Substrate Capacitance	$V_{CS} = 5V, I_C = 0$	2.0 (typ)	2.0 (typ)	pF
Collector-Base Capacitance	$V_{CB} = 5V, I_C = 0$	0.4 (typ)	0.4 (typ)	pF
Noise Figure	$f = 1kc, V_{CE} = 5V, I_C = 100\mu A, R_S = 1k\Omega$	4 (typ)	4 (typ)	dB
Input Offset Voltage for any two transistors	$V_{CE} = 5V, I_C = 1mA$	5	5	mV
Input Offset Current for any two transistors	$V_{CE} = 5V, I_C = 1mA$	4	2	$\mu A$
Forward Current Transfer Ratio (Darlington Pair), SG3018/3018A/3823	$V_{CE} = 5V, I_C = 1mA$	1500	1500	—


\*Parameters apply for  $T_A = 25^\circ C$  and are min/max limits unless otherwise specified.

Note: Substrate pin (///) must be connected to the most negative DC potential — which should also be a good AC ground — for proper isolation between transistors.


SG3018/3018A is offered in 12-pin metal can. All other 3800 Series arrays are offered in N and J 14-pin dual-in-line packages.




3018/3018A







3821/3046/3045/3086



3822/3026/3054



3823



# Transistor Arrays

## SG3081/3082

The SG3081 and SG3082 each have seven high-current silicon NPN transistors integrated into a single monolithic chip. The SG3081 has all seven emitters common while the SG3082 is connected in a common collector configuration. Both devices have a separate substrate pin for more versatile applications. With current capability to 100 mA per transistor, these arrays are ideally suited for driving all types of seven-segment displays as well as other general purpose driver applications.

- Collector current to 100mA
- Low saturation voltage
- Closely matched parameters

### MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^\circ\text{C}$

#### Power Dissipation:

Any one transistor	500	mW
Total package**	750	mW
Above $25^\circ\text{C}$	Derate linearly	6.67 mW/ $^\circ\text{C}$

#### Ambient Temperature Range:

Operating	-40 to +85	$^\circ\text{C}$
Storage	-55 to +150	$^\circ\text{C}$




### The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage ( $V_{CE0}$ )	16	V
Collector-to-Base Voltage ( $V_{CBO}$ )	20	V
Collector-to-Substrate Voltage ( $V_{CSO}$ )	20	V
Emitter-to-Base Voltage ( $V_{EBO}$ )	5	V
Collector Current ( $I_C$ )	100	mA
Base Current ( $I_B$ )	20	mA


\*\*SG3081 and SG3082 are available in N and J 16-Pin dual-in-line packages

PARAMETERS*	SYMBOL	CONDITIONS	SG3081/SG3082	UNITS
Collector-Base Breakdown Voltage	$BV_{CBO}$	$I_C = 500\mu\text{A}, I_E = 0$	20	V
Collector-Substrate Breakdown Voltage	$BV_{CSO}$	$I_C = 500\mu\text{A}, I_E = 0, I_B = 0$	20	V
Collector-Emitter Breakdown Voltage	$BV_{CEO}$	$I_C = 1\text{mA}, I_B = 0$	16	V
Emitter-Base Breakdown Voltage	$BV_{EBO}$	$I_C = 500\mu\text{A}$	5	V
DC Forward-Current Transfer Ratio	$h_{FE}$	$V_{CE} = 5.0\text{V}, I_C = 30\text{mA}$ $V_{CE} = 5.0\text{V}, I_C = 50\text{mA}$	50 40	
Base-Emitter Saturation Voltage	$V_{BEsat}$	$I_C = 30\text{mA}, I_B = 1\text{mA}$	1.0	V
Collector-Emitter Saturation Voltage:				
SG3081, SG3082		$I_C = 30\text{mA}, I_B = 1\text{mA}$	0.5	
SG3081	$V_{CEsat}$	$I_C = 50\text{mA}, I_B = 5\text{mA}$	0.7	V
SG3082		$I_C = 50\text{mA}, I_B = 5\text{mA}$	0.8	
Collector-Cutoff-Current	$I_{CEO}$	$V_{CE} = 10\text{V}, I_B = 0$	10	$\mu\text{A}$
Collector-Cutoff Current	$I_{CBO}$	$V_{CB} = 10\text{V}, I_E = 0$	1	$\mu\text{A}$

\*Parameters are for  $T_A = 25^\circ\text{C}$  and are min/max limits.



SG3081 Chip (See schematic for pad functions)



SG3082 Chip (See schematic for pad functions)

NOTE: Substrate pin (16) must be connected to the most negative DC potential — which should also be a good AC ground — for proper isolation between transistors.



# High Current NPN Transistor Arrays

## SG3083

## SG3183/3183A

This series of arrays consists of five closely-matched, high current NPN transistors. Although sharing a common monolithic substrate, the transistors are connected such that all terminals are independent, including the substrate bias connector. With current capability to 100 mA per transistor, these arrays are ideally suited for all types of driving applications including relays, lamps, and thyristors. The SG3183 and SG3183A are higher voltage versions of the SG3083.

### ABSOLUTE MAXIMUM RATINGS

#### Power Dissipations:

Any one transistor	500 mW
Total package	750 mW
Above 25°C derate linearly	6.67 mW/°C

#### Ambient Temperature Range:


Operating (N-Package)	-40 to +85°C
Operating (J-Package)	-55 to +125°C
Storage (both packages)	-65 to +150°C

#### Maximum Collector Current

100 mA

#### Maximum Base Current


20 mA



SG3083 Chip (See schematic for pad functions)

### FEATURES

- High voltage capability
- Collector current to 100 mA
- Low saturation voltage
- Closely matched parameters



NOTE: The collector of each transistor is isolated from the substrate by an integral diode which must be reverse biased by connecting the substrate to a voltage more negative than any collector. To prevent undesired coupling between transistors, the substrate connection should be connected to an AC or DC ground.

### ELECTRICAL CHARACTERISTICS AT TA = 25°C

PARAMETER SYMBOL CONDITIONS	MIN.	TYP.	MAX.	UNITS
Collector-Substrate Breakdown Voltage, $BV_{CSO}$ , $I_C = 100 \mu A$				
SG3083	20	60	-	V
SG3183	40	70	-	V
SG3183A	50	70	-	V
Collector-Base Breakdown Voltage, $BV_{CBO}$ , $I_C = 100 \mu A$				
SG3083	20	60	-	V
SG3183	40	70	-	V
SG3183A	50	70	-	V
Collector-Emitter Breakdown Voltage, $BV_{CEO}$ , $I_C = 1 mA$				
SG3083	15	24	-	V
SG3183	30	40	-	V
SG3183A	40	50	-	V
Emitter-Base Breakdown Voltage, $BV_{EBO}$ , $I_E = 100 \mu A$				
All types	5	6.9	-	V
Collector Cutoff Current, $I_{CEO}$ , $V_{CE} = 10V$	-	-	10	$\mu A$
Collector Cutoff Current, $I_{CBO}$ , $V_{CR} = 10V$	-	-	1	$\mu A$
DC Forward Current Transfer Ratio, $h_{FE}$				
All types				
$V_{CE} = 3V, I_C = 10 mA$	50	100	-	
$V_{CE} = 5V, I_C = 50 mA$	40	75	-	
Collector-Emitter Saturation Voltage, $V_{CE(SAT)}$				
SG3083	-	0.40	0.70	V
$I_C = 50 mA, I_B = 5 mA$				
SG3183 /SG3183A	-	1.7	3.0	V
$I_C = 50 mA, I_B = 5 mA$				
Base to Emitter Voltage, $V_{BE}$ , $V_{CE} = 3V, I_C = 10 mA$	0.65	0.75	0.85	V

#### For $Q_1$ and $Q_2$ Matched Pair

Input Offset Voltage $I_{VO}$	$V_{CE} = 3V, I_C = 1 mA$	-	1.2	5	mV
Input Offset Current $I_{IO}$	$V_{CE} = 3V, I_C = 1 mA$	-	0.7	2.5	$\mu A$

# High Voltage, High Current Darlington Transistor Arrays

## SG3851 / SG3852 / SG3853

### Description

These high voltage, high current Darlington transistor arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units feature open collector outputs and integral suppression diodes for inductive loads. Peak inrush currents to 750mA are allowable, making them ideal for driving tungsten filament lamps also.

Three different input configurations provide optimized designs for interfacing with TTL, DTL, PMOS, or CMOS drive signals.

In all cases, the individual Darlington pair collector current rating is 600mA. However, outputs may be paralleled for higher load current capability. All devices are supplied in a 16-pin dual in-line ceramic package.

**Absolute Maximum Ratings** (at 25°C free-air temperature for any one Darlington unless otherwise noted).


Output Voltage, $V_{CE}$	50V
Input Voltage, $V_{in}$	25V
Peak Collector Current, $I_C$	750mA
Continuous Collector Current, $I_C$	600mA
Continuous Base Current, $I_B$	25mA
Power Dissipation, PD (per device)	1.0W
Total Package* Limitation	2.0W
Derating Factor above 25°C	13mW/°C
Ambient Temperature Range (Operating) TA	-55°C to +125°C
Storage Temperature Range, TS	-65°C to +175°C

\*Under normal operating conditions, these units will sustain 350mA per output with  $V_{CC} = 1.6V$  at 70°C with a pulse width of 20ms and a duty cycle of 30%.

### Features

- Collector currents to 750mA
- Low saturation voltage
- High speed switching
- Closely matched parameters


### PARTIAL SCHEMATICS




### Electrical Characteristics at 25°C (unless otherwise noted)

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	Limits		Units
			Min.	Max.	
Output Leakage Current	$I_{CEX}$	$V_{CE} = 50V; T_A = 70^\circ C$		100	$\mu A$
Collector-Emitter Saturation Voltage	$V_{CE} (Sat)$	$I_C = 500mA; I_B = 800\mu A$ $I_C = 100mA; I_B = 250\mu A$		2.0 1.1	V V
Input Current Type SG-3852 Type SG-3853	$I_{in} on$	$V_{in} = 24V$ $V_{in} = 5.0V$		3.0 3.0	mA mA
Input Current SG-3852	$I_{in} off$	$V_{in} = 6V, T_A = 70^\circ C$		50	$\mu A$
Input Voltage Type SG-3852 Type SG-3853	$V_{in} on$	$V_{CE} = 2V; I_C = 500mA$ $V_{CE} = 2V; I_C = 350mA$		17 3.5	V V
DC Forward Current Transfer Ratio Type SG-3851	$h_{FE}$	$V_{CE} = 2V; I_C = 350mA$	1000		
Input Capacitance	$C_{in}$			30	pf
Turn-On Delay	$t_{PLM}$	$0.5E_{in} to 0.5E_{out}$		0.5	$\mu S$
Turn-Off Delay	$t_{PHL}$	$0.5E_{in} to 0.5E_{out}$		0.5	$\mu S$
Clamp Diode Leakage Current	$I_R$	$V_R = 50V$		50	$\mu A$
Clamp Diode Forward Voltage	$V_F$	$I_F = 500mA$		3.0	V


### CONNECTION DIAGRAM



### CHIP LAYOUT



### TYPICAL APPLICATIONS



## **OTHER CIRCUITS**

Video Amplifiers

Wideband Amplifiers/Multipliers

Wideband Video Amplifiers

Multipliers

Modulators

Zero Voltage Switches

Timers

Dual Timers

# Timer

## SG555/SG555C


The SG555 integrated circuit has been designed to generate accurate time delays with provisions for remote triggering or re-setting. An external resistor and capacitor will provide precise control of time delays from microseconds to hours. This circuit can also be used as a stable oscillator with accurate control of both frequency and duty cycle through the use of two external resistors and a single capacitor. The output circuit is designed for use with load currents to 200 mA and is fully compatible with TTL circuitry.

- Direct replacement for SE555/NE555
- Both astable and monostable mode of operation
- Timing range from microseconds through hours
- 200 mA output capability (source or sink)
- .006%/°C temperature stability
- TTL compatible


### ABSOLUTE MAXIMUM RATINGS:

Supply Voltage	+18V
Power Dissipation	680mW
T—Package (TO—99)	Derate above 25°C 5.4mW/°C
M—Package (Minidip)	400mW Derate above 25°C 4.0mW/°C
Operating Temperature Range	
SG555	−55°C to +125°C
SG555C	0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 60 seconds)	+300°C

### FUNCTIONAL DIAGRAM



### CHIP BONDING DIAGRAM




### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sup>+</sup> = +5V to +15V unless otherwise specified)

Parameter	Conditions	SG555		SG555C		Units
		Min.	Typ. Max.	Min.	Typ. Max.	
Supply Voltage		4.5	— 18	4.5	— 16	V
Supply Current	V <sup>+</sup> = 5V, R <sub>L</sub> = ∞ V <sup>+</sup> = 15V, R <sub>L</sub> = ∞ Low State (Note 1)	— 3	5	— 3	6	mA
Timing Error	R <sub>A</sub> , R <sub>B</sub> = 1KΩ to 100KΩ C = 0.1μF (Note 2)	— 0.5	2	— 1	—	%
Initial Accuracy		— 30	100	— 50	—	ppm/°C
Drift with Temperature		— 0.005	0.2	— 0.01	—	%/Volt
Drift with Supply Voltage		—	—	—	—	
Threshold Voltage		—	2/3	—	2/3	X V <sup>+</sup>
Trigger Voltage	V <sup>+</sup> = 15V V <sup>+</sup> = 5V	4.8	5 5.2	— 5	—	V
		1.45	1.67 1.9	— 1.67	—	V
Trigger Current		— 0.5	—	— 0.5	—	μA
Reset Voltage		0.4	0.7 1.0	0.4	0.7 1.0	V
Reset Current		— 0.1	—	— 0.1	—	mA
Threshold Current	(Note 3)	— 0.1	.25	— 0.1	.25	μA
Control Voltage Level	V <sup>+</sup> = 15V V <sup>+</sup> = 5V	9.6	10 10.4	9.0	10 11	V
		2.9	3.33 3.8	2.6	3.33 4	V
Output Voltage Drop (low)	V <sup>+</sup> = 15V I <sub>SINK</sub> = 10mA I <sub>SINK</sub> = 50mA I <sub>SINK</sub> = 100 mA I <sub>SINK</sub> = 200mA V <sup>+</sup> = 5V I <sub>SINK</sub> = 8mA I <sub>SINK</sub> = 5mA	— 0.1	0.15	— 0.1	.25	V
		— 0.4	0.5	— 0.4	.75	V
		— 2.0	2.2	— 2.0	2.5	V
		— 2.5	—	— 2.5	—	V
		— 0.1	0.25	—	—	V
		—	—	— 25	.35	V
Output Voltage Drop (high)	I <sub>SOURCE</sub> = 200mA V <sup>+</sup> = 15V I <sub>SOURCE</sub> = 100mA V <sup>+</sup> = 15V V <sup>+</sup> = 5V	— 12.5	—	— 12.5	—	V
		13.0	13.3	12.75	13.3	V
		3.0	3.3	2.75	3.3	V
Rise Time of Output		— 100	—	— 100	—	nsec
Fall Time of Output		— 100	—	— 100	—	nsec


Note 1: Supply Current when output high typically 1mA test.  
Note 2: Tested at V<sup>+</sup> = 5V and V<sup>+</sup> = 15V.

Note 3: This will determine the maximum value of R<sub>A</sub> + R<sub>B</sub>.  
For 15V operation, the max total R = 20 ohms.


### CONNECTION DIAGRAMS



### APPLICATIONS



### MONOSTABLE OPERATION



### ASTABLE OPERATION

# Dual Timer

## SG556/SG556C

The SG556/SG556C IC timing circuit is the equivalent of two 555-type timers in one 14-pin dual-in-line package. Each section of the device is capable of producing accurate time delays or oscillations. A resistor and a capacitor are the only external parts needed to control time delays from microseconds through hours. For use as an oscillator, two external resistors and a capacitor provide control of the free running frequency and duty cycle. Triggering and resetting terminals are provided and the circuit will trigger and reset on falling waveforms.


The SG556/SG556C Dual Timer reduces over-all system cost, reduces board space and assembly time required and provides matching and tracking characteristics which are superior to two separate timers.

- Direct replacement for SE556/NE556
- Both astable and monostable mode of operation
- Timing range from microseconds through hours
- 200 mA output capability (source or sink)
- .005%/°C temperature stability
- TTL compatible


### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+18V
Power Dissipation	
N-Package (plastic)	600 mW
Derate above 25°C	6.0 mW/°C
J-Package (cerdip)	1000 mW
Derate above 25°C	6.7 mW/°C
Operating Temperature Range	
SG556	-55°C to +125°C
SG556C	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 seconds)	+300°C

### CONNECTION DIAGRAM



### FUNCTIONAL DIAGRAM (Each Side)




### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sup>+</sup> = +5 to +15 V unless otherwise specified)



Parameter	Conditions	SG556		SG556C		Units		
		Mjn.	Typ.	Max.	Min.		Typ.	Max.
Supply Voltage		4.5	---	18	4.5	---	16	V
Supply Current (each side)	V <sup>+</sup> = 5 V, R <sub>L</sub> = ∞ V <sup>+</sup> = 15 V, R <sub>L</sub> = ∞ Low State (Note 1)	---	3	5	---	3	6	mA
		---	10	11	---	10	14	mA
Timing Error (Monostable)	R <sub>A</sub> , R <sub>B</sub> = 2 kΩ to 100 kΩ C = 0.1 μF (Note 2)	---	0.5	1.5	---	0.75	---	%
Initial Accuracy		---	30	100	---	50	---	ppm/°C
Drift with Temperature		---	0.05	0.2	---	0.1	---	%/Volt
Drift with Supply Voltage		---	---	---	---	---	---	---
Timing Error (Free Running)	R <sub>A</sub> , R <sub>B</sub> = 2 kΩ to 100 kΩ C = 0.1 μF (Note 2)	---	1.5	---	---	2.25	---	%
Initial Accuracy		---	90	---	---	150	---	ppm/°C
Drift with Temperature		---	0.15	---	---	0.3	---	%/Volt
Drift with Supply Voltage		---	---	---	---	---	---	---
Threshold Voltage		---	2/3	---	---	2/3	---	X V <sup>+</sup>
Trigger Voltage	V <sup>+</sup> = 15 V V <sup>+</sup> = 5 V	4.8	5	5.2	---	5	---	V
		1.45	1.67	1.9	---	1.67	---	V
Trigger Current		---	0.5	---	---	0.5	---	μA
Reset Voltage		0.4	0.7	1.0	0.4	0.7	1.0	V
Reset Current		---	0.1	---	---	0.1	---	mA
Threshold Current	(Note 3)	---	0.03	0.1	---	0.03	0.1	μA
Control Voltage Level	V <sup>+</sup> = 15 V V <sup>+</sup> = 5 V	9.6	10	10.4	9.0	10	11	V
		2.9	3.33	3.8	2.6	3.33	4	V
Output Voltage Drop (low)	V <sup>+</sup> = 15 V I <sub>SINK</sub> = 10 mA I <sub>SINK</sub> = 50 mA I <sub>SINK</sub> = 100 mA I <sub>SINK</sub> = 200 mA V <sup>+</sup> = 5 V I <sub>SINK</sub> = 8 mA I <sub>SINK</sub> = 5 mA	---	0.1	0.15	---	0.1	0.25	V
		---	0.4	0.5	---	0.4	0.75	V
		---	2	2.25	---	2	2.75	V
		---	2.5	---	---	2.5	---	V
		---	0.1	0.25	---	---	---	V
		---	---	---	---	0.25	0.35	V
Output Voltage (high)	I <sub>SOURCE</sub> = 200 mA V <sup>+</sup> = 15 V I <sub>SOURCE</sub> = 100 mA V <sup>+</sup> = 15 V V <sup>+</sup> = 5 V	---	12.5	---	---	12.5	---	V
		13	13.3	---	12.75	13.3	---	V
		3	3.3	---	2.75	3.3	---	V
Rise Time of Output		---	100	---	---	100	---	ns
Fall Time of Output		---	100	---	---	100	---	ns
Discharge Leakage Current		---	20	100	---	20	100	nA
Matching Characteristics Between Each Section		---	0.05	0.1	---	0.1	0.2	%
Initial Timing Accuracy		---	±10	---	---	±10	---	ppm/°C
Timing Drift with Temperature		---	0.1	0.2	---	0.2	0.5	%/Volt
Drift with Supply Voltage		---	---	---	---	---	---	---

NOTES: (1) Supply current when output is high is typically 1.0 mA less. (2) Tested at V<sup>+</sup> = 5 V and V<sup>+</sup> = 15 V.  
(3) This will determine the maximum value of R<sub>A</sub> + R<sub>B</sub>. For 15 V operation, the maximum total R = 20 meg-ohms.

### CHIP BONDING DIAGRAM



### APPLICATIONS



# Video Amplifiers

## SG733/733C

The SG733/733C are monolithic two-stage wideband amplifiers. These devices offer excellent gain stability at any gain setting and provide fixed gain options of 10, 100 and 400 without external components. All stages are current source biased to obtain high common mode and power supply rejection and emitter followers are used at the output to minimize the effects of capacitive loading. The devices are particularly well suited for applications requiring a fast linear function such as video and pulse amplifiers.

- 120MHz bandwidth
- Gain options of 10, 100, 400 without external components
- 250k $\Omega$  input resistance
- No external frequency compensation necessary

PARAMETERS*	733	733C	UNITS
Supply Voltage	$\pm 6V$	$\pm 6V$	V
Operating Temperature Range	-55 to +125	0 to +70	$^{\circ}C$
Package Types	T, J	T, J, N	-
Differential Voltage Gain			V/V
Gain 1 <sup>1</sup>	300/500	250/600	
Gain 2 <sup>2</sup>	90/110	80/120	
Gain 3 <sup>3</sup>	9/11	8/12	
Bandwidth			MHz
Gain 1	40 (typ)	40 (typ)	
Gain 2	90 (typ)	90 (typ)	
Gain 3	120 (typ)	120 (typ)	
$R_s = 50\Omega$			
Risetime			nS
Gain 2, $R_s = 50\Omega$ , $V_{out} = 1V_{p-p}$	10	12	
Propagation Delay			nS
Gain 2, $R_s = 50\Omega$ , $V_{out} = 1V_{p-p}$	10	10	
Input Resistance			k $\Omega$
Gain 2	20	10	
Input Capacitance			pF
Gain 2	2 (typ)	2 (typ)	
Input Offset Current	3	5	$\mu A$
Input Bias Current	20	30	$\mu A$
Input Voltage Range	$\pm 1$	$\pm 1$	V
Common Mode Rejection Ratio			dB
Gain 2 $V_{cm} \pm 1V$ , $f < 100kHz$	60	60	
$V_{cm} \pm 1V$ , $f = 5MHz$	60 (typ)	60 (typ)	
Supply Rejection Ratio			dB
Gain 2 $\Delta V_s = \pm 0.5V$	50	50	
Output Offset Voltage			V
Gain 1	1.5	1.5	
Gain 2, Gain 3	1.0	1.5	
Output Common Mode Voltage	2.4/3.4	2.4/3.4	V
Output Voltage Swing	3	3	$V_{p-p}$
Output Sink Current	2.5	2.5	mA
Output Resistance	20 (typ)	20 (typ)	$\Omega$
Power Supply Current	24	24	mA



\*Parameters apply for  $V_s = \pm 6V$ , at 25 $^{\circ}C$  only and are min/max limits unless otherwise specified.

<sup>1</sup> Gain Select pins  $G_{1A}$  and  $G_{1B}$  connected together.



<sup>2</sup> Gain Select pins  $G_{2A}$  and  $G_{2B}$  connected together.

<sup>3</sup> All Gain Select pins open.

### CONNECTION DIAGRAMS



SG733/733C Chip  
(See T-package diagram for pad functions)



# Video Amplifiers

## SG1401/2401/3401

The SG1401/2401/3401 video amplifiers are useful over a frequency range from DC to 200MHz. Internal emitter followers are used to achieve high input and low output impedances, allowing simple capacitor coupling. Biasing and gain-setting resistors are internally diffused, eliminating external resistor networks. The gain may be externally varied through the use of AGC diodes which are included in the circuit.


- 20dB voltage gain at 100MHz
- 5nsec rise and fall times
- Fixed or variable gain
- Single power supply voltage
- Minimum external components
- Symmetrical limiting

PARAMETERS/CONDITIONS*	1401	2401	3401	UNITS
Operating Temperature Range	-55 to +125	0 to +70	0 to +70	°C
Package Types	T, J	T, J, N		-
Supply Voltage	6/20		6/20	V
Power Consumption, no AGC voltage	110		120	mW
DC Output Voltage	8.7 (typ)		8.7 (typ)	V
Peak-to-Peak Output, Pin 3 (4) <sup>2</sup> to AC gnd	4 (typ)		3 (typ)	V
Voltage Gain, Pin 3 (4) <sup>2</sup> open	2.2/3.2		2.2/3.2	dB
Voltage Gain, Pin 3 (4) <sup>2</sup> coupled to Pin 8 (11) <sup>2</sup>	9/11		9/11	dB
Voltage Gain, Pin 3 (4) <sup>2</sup> coupled to Pin 9 (12) <sup>2</sup>	18/21		18/21	dB
Voltage Gain, Pin 3 (4) <sup>2</sup> to AC gnd	26/31		24/31	dB
Unity Gain Frequency, Pin 3 (4) <sup>2</sup> to AC gnd	200 (typ)		200 (typ)	MHz
Input Resistance, 20 dB gain	2.5 (typ)		2.5 (typ)	kΩ
Output Resistance, 20 dB gain	25 (typ)		50 (typ)	Ω
Input Capacitance, 20 dB gain	5 (typ)		5 (typ)	pF
Maximum Power Gain, 20 dB gain, R <sub>L</sub> = 50Ω	30 (typ)		30 (typ)	dB
Temperature Stability, 20 dB gain	±1 <sup>1</sup>		±2 <sup>1</sup>	dB
AGC Range	20 (min)		22 (typ)	dB
Noise Figure, 20 dB gain, R <sub>S</sub> = 1k	8 (min)		6 (typ)	dB

\*Parameters apply only for T<sub>A</sub> = 25°C, V<sub>S</sub> = +12V, and f = 1 MHz, and are min/max limits unless otherwise specified.

<sup>1</sup> Over operating temperature range.





<sup>2</sup> Numbers in parentheses refer to dual-in-line package.



$$C_F = \frac{1}{2\pi f_c R} \quad \text{where } f_c \text{ is low frequency corner and } R \text{ is the gain setting resistance.}$$

C<sub>S</sub> = 0 to 10 pF to minimize high frequency peaking.

### CONNECTION DIAGRAMS



See Applications Notes for additional information.

# Wideband Amplifier/Multiplier

## SG1402/2402/3402




SG1402/2402/3402 are monolithic four quadrant multipliers offering excellent frequency response and provision for use as a variable gain amplifier with both non-inverting and inverting outputs available. In addition to linear amplification, the device is also ideal for balanced modulation, pulse or gated amplification, and coincidence detection.

- Single power supply voltage
- Self-contained biasing
- 25dB voltage gain
- Differential or single ended inputs and outputs
- Large bandwidth
- Low power dissipation

PARAMETERS, CONDITIONS*	1402	2402	3402	UNITS
Supply Voltage	+18		+18	V
Load Current	15		15	mA
Operating Temperature Range	-55 to +125	0 to +70	0 to +70	°C
Package Types	J, T	J, T, N		—
Maximum Voltage Gain, single ended	23		20	dB
Variable Gain Range, with ext. balance	55		40	dB
Frequency Response, $f - 3$ dB	40 (min)		50 (typ)	MHz
Input Impedance, Pin 5 or 7 (7 or 10) <sup>1</sup>	1.2 (typ)		1.2 (typ)	K $\Omega$
Input Impedance, Pin 2 or 9 (3 or 12) <sup>1</sup>	1.8 (typ)		1.8	K $\Omega$
Output Impedance, Pin 3 or 8 (4 or 11) <sup>1</sup>	100 (typ)		100 (typ)	$\Omega$
Output Voltage Swing $R_L = 100K$	3		3	V <sub>pp</sub>
$R_L = 1K$	1.3		1.3	
Quiescent DC Levels Pins 5, 6 and 7 (7, 8 & 10) <sup>1</sup>	3.6 (typ)		3.6 (typ)	V
Pins 2 and 9 (3 & 12) <sup>1</sup>	1.8 (typ)		1.8 (typ)	V
Pins 3 and 8 (4 & 11) <sup>1</sup>	6.5/7.5		7.0 (typ)	V
Output Offset Voltage Minimum Gain	100		300	mV
Maximum Gain	200		500	
DC Output Shift, with max gain change	100		200	mV
Differential Control Voltage, for max gain change	200 (typ)		200 (typ)	mV
Maximum Gain Variation, over temperature	2		3	dB
Equivalent Input Noise (BW = 10MHz, $R_S = 50\Omega$ )	25 (typ)		25	$\mu$ Vrms
Power Consumption	85		85	mW


\*Parameters are for  $T_A = 25^\circ\text{C}$ ,  $V^+ = 10\text{V}$ ,  $f = 100\text{KHz}$  and are min./max. limits unless otherwise specified.

<sup>1</sup>Numbers in parentheses refer to dual-in-line package.



CONNECTION DIAGRAMS

### TEST CIRCUIT



See Applications Notes for additional information.



# Multipliers

## SG1595/1495

The SG1595/1495 four quadrant analog multipliers are designed for applications where the output voltage required is a linear product of two input voltages. Both types provide excellent linearity and operation over a wide supply range and input voltage range. Applications include use as multipliers, dividers, squarers, phase detectors, frequency doublers and as balanced modulators.

- Excellent linearity
- Adjustable scale factor
- Excellent temperature stability
- Wide bandwidth
- High input voltage range
- Wide supply voltage operation


PARAMETERS/CONDITIONS*	1595	1495	UNITS
Operating Temperature Range	-55 to +125	0 to +70	°C
Package Types	J, N	J, N	—
Applied Voltage <sup>2</sup>	30	30	V
Differential Input Signal	$V_9 - V_{12} = \pm(6 + I_{13} R_X)$ $V_4 - V_8 = \pm(6 + I_{13} R_Y)$		—
Maximum Factor Adjust Current	10	10	mA
Linearity Error in Percent of Full Scale ( $T_A = 25^\circ\text{C}$ )			(% max)
-10 < $V_X$ < +10 ( $V_Y = \pm 10\text{V}$ )	1.0	2.0	
-10 < $V_Y$ < +10 ( $V_X = \pm 10\text{V}$ )	2.0	4.0	
Squaring Mode Error			(% typ)
$T_A = 25^\circ\text{C}$	0.5	0.75	
$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	—	1.0	
Scale Factor (adjustable)			—
$K = \frac{2 R_L}{I_3 R_X R_Y}$	0.1 (typ)	0.1 (typ)	—
Input Resistance <sup>1</sup>	35 (typ)	20 (typ)	MΩ
Differential Output Resistance <sup>1</sup>	300 (typ)	300 (typ)	KΩ
Input Bias Current	8.0	12	μA
Input Offset Current	1.0	2.0	μA
Common Mode Gain	-50	-40	dB
Output Common Mode Voltage	21 (typ)	21 (typ)	V
Differential Output Voltage Swing	±14 (typ)	±14 (typ)	V
Pos Supply Voltage Rejection Ratio	5 (typ)	5 (typ)	mV/V
Neg Supply Voltage Rejection Ratio	10 (typ)	10 (typ)	mV/V
Neg Supply Current	7.0	7.0	mA
Power Consumption	170	170	mW
Average TC of Input Offset Current	2.0 (typ)	2.0 (typ)	nA/°C
Frequency Response (typ)			MHz
-3 dB Bandwidth	3.0 (typ)	3.0 (typ)	
3° Relative Phase Shift	750 (typ)	750 (typ)	kHz
1% Absolute Error Due to Input-Output Phase Shift	30 (typ)	30 (typ)	kHz

\*Parameters apply over operating temperature range and are min/max limits unless otherwise specified.

<sup>1</sup>  $f = 20 \text{ Hz}$


<sup>2</sup> Voltage applied between pins 2-1, 14-1, 1-9, 1-12, 1-4, 1-8, 12-7, 9-7, 8-7, 4-7.

Multiply with Op Amp Level Shift




SET UP	RESISTOR*	R <sub>1</sub>	R <sub>5</sub>	R <sub>6</sub>	R <sub>7</sub>	R <sub>8</sub>	R <sub>9</sub>	R <sub>13</sub>	R <sub>A</sub>	R <sub>B</sub>	R <sub>L</sub>	R <sub>X</sub>	R <sub>Y</sub>
TOLERANCE		5%	1%	1%	1%	1%	1%	1%	5%	20%	0.5%	5%	5%
1	$V^+ = +32 \text{ V}, V^- = -15 \text{ V}$ $-10 \text{ V} < V_X < +10 \text{ V}$ $-10 \text{ V} < V_Y < +10 \text{ V}$	9.1	121	100	11	121	15	13.7	12	5.0	11	15	15
2	$V^+ = +15 \text{ V}, V^- = -15 \text{ V}$ $-5 \text{ V} < V_X < +5 \text{ V}$ $-5 \text{ V} < V_Y < +5 \text{ V}$	3.0	300	100	100	300	—	13.7	12	5.0	3.4	8.2	8.2
3	$V^+ = +15 \text{ V}, V^- = -15 \text{ V}$ $-10 \text{ V} < V_X < +10 \text{ V}$ $-10 \text{ V} < V_Y < +10 \text{ V}$	1.2	121	100	11	910	13.7	13.7	12	5.0	1.5	15	15

\* All resistors are k ohms.



SG1595/1495 Chip (See D-package diagram for pad functions)



CONNECTION DIAGRAM

# Modulators

## SG1596/1496

The SG1596/1496 are monolithic double-balanced modulator/demodulator devices designed for use where the output voltage is a product of an input voltage (signal) and a switching function (carrier). Typical applications include modulation and demodulation of AM, SSB, DSB, FSK, FM and phase encoded signals. Additional uses include frequency doubling, linear mixing and chopping.

- Excellent carrier suppression
- Fully balanced inputs and output
- Low offsets and drift
- High common mode rejection
- Adjustable gain and signal handling
- Useful to 100MHz


PARAMETERS/CONDITIONS*	1596	1496	UNITS
Operating Temperature Range	-55 to +125	0 to +70	°C
Applied Voltage <sup>1</sup>	30	30	V
Differential Input Signal, (V <sub>7</sub> - V <sub>8</sub> )	±5.0	±5.0	V
Differential Input Signal, (V <sub>4</sub> - V <sub>1</sub> )	±(5 + I <sub>S</sub> R <sub>θ</sub> )		V
Input Signal, (V <sub>2</sub> - V <sub>1</sub> , V <sub>3</sub> - V <sub>4</sub> )	5.0	5.0	V
Package Types	J, T	J, T, N	--
Carrier Feedthrough			
v <sub>c</sub> = 60 mV(rms) sine wave, f <sub>c</sub> = 1.0kHz, offset adjusted (typ)	40	40	μVrms
v <sub>c</sub> = 60 mV(rms) sine wave, f <sub>c</sub> = 10MHz, offset adjusted (typ)	140	140	
v <sub>c</sub> = 300 mV <sub>pp</sub> square wave, f <sub>c</sub> = 1.0kHz, offset adjusted (max)	0.2	0.4	
v <sub>c</sub> = 300 mV <sub>pp</sub> square wave, f <sub>c</sub> = 1.0kHz, offset not adjusted (max)	100	200	
Carrier Suppression			
f <sub>s</sub> = 10kHz, 300 mV(rms), f <sub>c</sub> = 500kHz, 60 mV(rms) sine wave offset adjusted (min)	50	40	dB
f <sub>s</sub> = 10kHz, 300 mV(rms), f <sub>c</sub> = 10MHz, 60 mV(rms) sine wave offset adjusted (typ)	50	50	
Transmittance Bandwidth			
R <sub>L</sub> = 50Ω, Carrier Input Port, v <sub>c</sub> = 60 mV(rms) sine wave, f <sub>s</sub> = 1.0kHz, 300 mV(rms) sine wave	300 (typ)	300 (typ)	MHz
Signal Input Port, v <sub>s</sub> = 300 mV(rms) sine wave <sup>2</sup>	80 (typ)	80 (typ)	
Voltage Gain, Signal Channel v <sub>s</sub> = 100 mV(rms), f = 1.0kHz <sup>2</sup>	2.5	2.5	V/V
Input Resistance, Signal Port f = 5.0MHz <sup>2</sup>	200 (typ)	200 (typ)	kΩ
Input Capacitance, Signal Port f = 5.0MHz <sup>2</sup>	2.0 (typ)	2.0 (typ)	pF
Single Ended Output Resistance f = 10MHz	40 (typ)	40 (typ)	kΩ
Single Ended Output Capacitance, f = 10MHz	5.0 (typ)	5.0 (typ)	pF
Input Bias Current (I <sub>1</sub> + I <sub>4</sub> )/2 or (I <sub>7</sub> + I <sub>8</sub> )/2	25	30	μA
Input Offset Current (I <sub>1</sub> - I <sub>4</sub> ) or (I <sub>7</sub> - I <sub>8</sub> )	5.0	7.0	μA
Average TC of Input Offset Current	2.0 (typ)	2.0 (typ)	nA/°C
Output Offset Current (I <sub>6</sub> - I <sub>9</sub> )	50	80	μA
Average TC of Output Offset Current	90 (typ)	90 (typ)	nA/°C
Signal Port Common Mode Input Voltage Range f <sub>s</sub> = 1.0kHz	5.0 (typ)	5.0 (typ)	V <sub>pp</sub>
Signal Port Common Mode Rejection Ratio <sup>2</sup>	-85 (typ)	-85 (typ)	dB
Common Mode Quiescent Output Voltage	8.0 (typ)	8.0 (typ)	V
Differential Output Swing Capability	8.0 (typ)	8.0 (typ)	V <sub>pp</sub>
Positive Supply Current (I <sub>6</sub> + I <sub>9</sub> )	3.0	4.0	μA
Negative Supply Current (I <sub>10</sub> )	4.0	5.0	mA
Power Dissipation	33 (typ)	33 (typ)	mW

\*Parameters are for T<sub>A</sub> = 25°C and are min/max limits unless otherwise specified.



<sup>1</sup> Voltage applied between pins 6-7, 8-1, 9-7, 9-8, 7-4, 7-1, 8-4, 6-8, 2-5 and 3-5.

<sup>2</sup> V<sub>7</sub> - V<sub>8</sub> = 0.5 Vdc

### TYPICAL MODULATOR CIRCUIT



### CONNECTION DIAGRAMS



# Wide-Band Video Amplifier

## SG3001T

### Description

The SG3001T High Frequency Video amplifier is designed for broad-band operation to 30 MHz. This monolithic integrated circuit features differential inputs and outputs, a voltage gain of 19 dB and AGC capability of 60 dB. The SG3001T is designed for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and is packaged in a 12-pin TO-5 style hermetic package.

### Features


- Full differential operation
- 150 k $\Omega$  input impedance
- 45  $\Omega$  output impedance
- 30 MHz bandwidth
- 19 dB voltage gain

### Absolute Maximum Ratings


Positive Supply Voltage	10V
Negative Supply Voltage	-10V
Differential Input Voltage	$\pm 2.5\text{V}$
Common Mode Input Voltage	$\pm 2.5\text{V}$

Output Current	25 mA
Power Dissipation	450 mW
Derate above $+85^{\circ}\text{C}$	5 mW/ $^{\circ}\text{C}$
Operating Temperature	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Storage Temperature	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$


CHIP LAYOUT



CONNECTION DIAGRAM



SCHEMATIC



\*Internal Connection - DO NOT USE

Electrical Characteristics ( $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = +6\text{V}$ ,  $V_{EE} = -6\text{V}$ ,  $f = 1.75\text{ MHz}$ ,  $R_L = 1\text{ M}\Omega$ )

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		-	1.5	-	mV
Input Offset Current		-	1	10	$\mu\text{A}$
Input Bias Current		-	16	36	$\mu\text{A}$
Output Offset Voltage	$R_S = 1\text{ k}\Omega$	-	54	300	mV
Quiescent Output Voltage	Pins 4 and 5 open	3.8	4.4	5.0	V
	Pin 5 to $-V_{EE}$	-	4.8	-	V
	Pin 4 to $-V_{EE}$	-	2.7	-	V
Quiescent Power Dissipation	Pins 4 and 5 open	60	78	120	mW
	Pin 5 to $-V_{EE}$	-	71	-	mW
	Pin 4 to $-V_{EE}$	-	110	-	mW
Differential Voltage Gain		16	19	-	dB
	$f = 20\text{ MHz}$	10	14	-	dB
3 dB Bandwidth	$R_S = 50\ \Omega$	16	30	-	MHz
Maximum Output Swing	$R_S = 50\ \Omega$	-	5	-	$V_{p-p}$
Noise Figure	$R_S = 1\text{ k}$	-	5	-	dB
Common Mode Rejection Ratio	$f = 1\text{ kHz}$	-	88	-	dB
Input Impedance		-	150	-	$\text{k}\Omega$
Input Capacitance		-	3.4	-	pf
Output Resistance		-	45	-	$\Omega$
AGC Range		55	60	-	dB

# Zero Voltage Switch

## SG3058 | SG3059 | SG3079

### Description

The SG3058, SG3059 and SG3079 zero crossing switching circuits are designed for a wide variety of AC power applications. These devices will operate with AC input voltages of 24 to 277 volts at frequencies of 50 to 400 Hertz and will provide an output capable of controlling most common triacs and thyristors. Each circuit contains a limiting power supply, a differential sensing amplifier, a zero-crossing detector and a triac gating circuit. The SG3058 and SG3059 additionally contain protective circuits to inhibit thyristor firing under abnormal conditions. The SG3058 is specified over the full military


temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  while the SG3059 and SG3079 are designed for  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  applications.

### Features

- 24V, 120V, 220V, 277V operation at 50, 60 or 400 Hz
- Built-in power supply
- High-gain differential sensing amplifier
- Output synchronized with zero crossing for minimum R.F.I.
- 150 mA output pulse current

### Absolute Maximum Ratings

DC Supply Voltage <sup>1</sup> (between pins 2 & 7)	
SG3058, SG3059	14 V
SG3079	10 V
Peak Supply Current (between pins 5 & 7)	
	$\pm 50$ mA
Output Pulse Current (pin 4)	
	150 mA
Power Dissipation	
J Package (cerdip) SG3058J	1000 mW
	Derate above $25^{\circ}\text{C}$
	$6.7$ mW/ $^{\circ}\text{C}$
N Package (plastic) SG3059N/SG3079N	
	600 mW
	Derate above $25^{\circ}\text{C}$
	$6.0$ mW/ $^{\circ}\text{C}$
Operating Temperature Range	
SG3058J	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
SG3059N, SG3079N	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Storage Temperature Range	
	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Lead Temperature (soldering 60 sec.)	
	$+300^{\circ}\text{C}$




Note: Pins 12, 1, 14 and 6 are not specified for operation in SG3079.  $R_{12}$  to  $R_{14}$  Range = 2 to 100k $\Omega$  for SG3058 and SG3059. See table for value of  $R_{12}$ .  $R_{15}$  to  $R_{17}$  Range = 2 to 50k $\Omega$  for SG3079.

### Electrical Characteristics ( $T_A = 25^{\circ}\text{C}$ , AC Line Voltage = 120 Vrms, 50-60 Hz unless otherwise specified)

Parameter	Conditions	Limits			
		Min.	Typ.	Max.	Units
DC Supply Voltage:					
Inhibit Mode					
@ 50/60 Hz	$R_s = 10k, I_i = 0$	6.1	6.5	7.0	V
@ 400 Hz	$R_s = 10k, I_i = 0$	—	6.8	—	V
@ 50/60 Hz	$R_s = 5k, I_i = 2mA$	—	6.4	—	V
Pulse Mode					
@ 50/60 Hz	$R_s = 10k, I_i = 0$	6.0	6.4	7.0	V
@ 400 Hz	$R_s = 10k, I_i = 0$	—	6.7	—	V
@ 50/60 Hz	$R_s = 5k, I_i = 2mA$	—	6.3	—	V
@ 50/60 Hz, SG3058	$R_s = 10k, I_i = 0$	5.5	—	7.5	V
	$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$				
Peak Output Pulse Current	Pin 3 open, $V_{GT} = 0$	50	84	—	mA
	Pin 3 & 2 connected, $V_{GT} = 0$	90	124	—	mA
Inhibit Input Ratio: All Types	Pin 9 to 2 Voltage Ratio	.465	.485	.520	—
SG3058	$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	.450	—	.520	—
Total Gate Pulse Duration:					
Positive $\frac{dv}{dt}$	50-60 Hz	70	100	140	$\mu\text{s}$
	400 Hz	—	12	—	$\mu\text{s}$
Negative $\frac{dv}{dt}$	50-60 Hz	70	100	140	$\mu\text{s}$
	400 Hz	—	10	—	$\mu\text{s}$
Output Leakage Current: All Types					
SG3058	$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	—	.001	10	$\mu\text{A}$
		—	—	20	$\mu\text{A}$
Input Bias Current: SG3058, SG3059		—	220	1000	nA
SG3079		—	220	2000	nA
Common Mode Input Voltage Range	Pins 9 and 13 connected	—	1.5 to 5	—	V
Pulse Mode Sensitivity	$\Delta V$ at pin 13 to change output	—	6	—	mV

AC Input Voltage (50/60 or 400 Hz) VAC	Input Series Resistor ( $R_s$ ) K $\Omega$	Power Rating for $R_s$ W
24	2	0.5
120	10	2.0
208/230	20	4.0
277	25	5.0

### CHIP LAYOUT



### Applications Data (SG3058 and SG3059 only)

1. Fail-safe protection (pin 14) — When pin 14 is connected to pin 13, a special protection circuit is activated which inhibits the output if the sensor either shorts or opens. To assure proper operation of this protection, the following conditions should be observed:
  - a. Limit the output current to 2 mA with a 5K dropping resistor.
  - b. Set the value of  $R_p$  and the sensor resistance,  $R_x$ , between 2K and 100K ohms.
  - c. Maintain a ratio of  $R_p$  to  $R_x$ , between 0.33 and 3.0 over all operating conditions.
2. Inhibit command (pin 1) — A priority inhibit command at pin 1 will eliminate any output pulse. This signal

should be at least 1.2V at  $10\mu\text{A}$  and is compatible with DTL or TTL logic outputs.

3. External Trigger (pin 6) — The base of the Darlington NPN output stage is brought out on pin 6 for direct control of the output. Signal requirements are the same as for pin 1.
4. DC Mode (pin 12) — Connecting pins 7 and 12 disables the zero-crossing detector and allows the flow of output current on demand from the differential sensing amplifier. This mode of operation is useful when comparator operation is desired or when inductive loads are switched. To avoid overloading the internal power supply, the output current should be limited to 2mA with a 5K dropping resistor.

## **APPLICATIONS NOTES**

SG1401 Video Amplifier

SG1402 Wideband Amplifier/Multiplier

SG1501A Dual Polarity Tracking Regulator

SG1524 Regulating Pulse Width Modulator

# Applications Notes — The SG1401 Video Amplifier

The SG1401-SG3401 has been designed to provide maximum versatility as a general-purpose, single-ended amplifier. With its broad frequency capability, this circuit will be useful in a wide range of applications provided that the usual considerations for high-frequency circuit designs are observed. The following information is presented toward aiding in the optimization of the many possible configurations of this device.

## FIXED GAIN

In the circuit configuration shown in Figure 1, the overall voltage gain is approximated by resistors R1 and the parallel combination of R2 and R3, as

$$A_v \approx 1 + \frac{R_1}{R}, \text{ where } R = \frac{R_2 R_3}{R_2 + R_3}$$




Figure 1.

With no external connections, the voltage gain is determined solely by R1 and R2 and is 1½ or 3 dB. Decreasing the effective value of R2 by capacitively coupling a lower resistor in parallel, raises the gain. Four fixed gain settings are provided internal to the circuit; however, any other setting within the maximum gain of the amplifier is possible with external resistors as shown in Figure 2.

The value of the coupling capacitor, C<sub>F</sub> is determined by the low frequency response desired, as its capacitive reactance will add to the value of the resistance it couples. Therefore, the lower cutoff frequency will be

$$f_c \approx \frac{1}{2\pi R_3 C_F}$$

Utilizing the internal 90 or 460 ohm resistors for higher gain settings provides the added advantage of maximum temperature stability since the close tracking of adjacent diffused resistors keeps their ratio constant. Typical temperature variation of this circuit is shown below:




Figure 2. External Gain Control.




Figure 3. Temperature Stability.

## VARIABLE GAIN

Since the dynamic impedance of a forward-biased diode is inversely proportional to the current through it, a convenient gain control can be achieved by using a pair of diodes as a variable impedance. In the circuit of Figure 4, R3 has been replaced by two diodes whose impedances act in parallel due to the decoupling of C<sub>D</sub>. If the diodes are driven from a voltage source, a logarithmic relationship between gain and control signal is achieved (see Figure 5); while if a current source is used, the relationship is linear as shown in Figure 6.

There are two limitations on this form of gain control. First, the diodes' capacitance limits their effectiveness to frequencies below 20 MHz and, secondly, the signal voltage across the diodes should be held to less than 50 millivolts RMS to minimize self-modulation of amplifier gain. Additionally, the AGC current should be limited to 3 mA maximum to keep the diodes out of saturation.




Figure 4.




Figure 5. Gain vs. AGC Diode Voltage




Figure 6. Gain vs. AGC Diode Current.




Figure 7. Frequency Response.

### HIGH FREQUENCY STABILITY

With the capability of operation at 100 MHz, the SG1401-SG3401 also has some susceptibility to external stray reactances; however, with reasonable care, complete stability may be assured. Some general precautions which should be considered include the following:

- (1) Power supply decoupling close to the circuit terminals (a 0.1 mfd capacitor is usually adequate).
- (2) Maintain separation of input and output lines.
- (3) Minimize load capacitance or insert a series resistor (up to 50 ohms) in the output.
- (4) Purposely limit the high frequency response with a stabilizing capacitor  $C_S$  between pins 3 and 4.

Since the gain of this circuit is reduced by increasing the amount of feedback, the potential for instability is greatest when the gain is at its minimum value. This characteristic and the stabilizing effects of a 4.7 picofarad capacitor between pins 4 and 3 are illustrated in the frequency response curves presented in Figure 7. The relationship between the value of  $C_S$  and the upper cutoff frequency of a 20 dB gain setting is shown in Figure 8 below.




Figure 8. Upper Cutoff Frequency vs.  $C_S$  Value.

## INTRODUCTION

Rapid advances in the state-of-the-art of processing monolithic linear integrated circuits have made the use of tightly matched components a practical reality. This in turn has opened the doors to a new class of circuit characterized by its utility, versatility, and ease of application. It is now possible to include on a monolithic chip, many of the components which, because of relatively poor tolerances, were formerly required to be external to the circuit. The SG1402, shown schematically in Figure 1, illustrates this capability both by its inclusion of all necessary biasing networks and by the nature of the circuit itself which requires extremely well matched component parameters for successful operation.




Figure 1. SG1402 Schematic Diagram.

## HOW IT WORKS

The heart of the SG1402 is a four quadrant multiplier consisting of two cross-coupled differential amplifiers which are jointly controlled by a third differential amplifier. This part of the circuit is shown in simplified form as Figure 2. The constant current,  $I_0$ , is divided by Q6 and Q10 and divided again by each of the upper diff amps such that, for balanced operation, transistors Q5, Q7, Q9, and Q12 each have  $\frac{1}{4} I_0$  flowing through them. An examination of the way in which the above diff amps are cross-coupled will show that while the collector load resistors receive a portion of their current from each diff amp, the signals will arrive out of phase with respect to each other. This is because the input voltage,  $v_c$ , is amplified common emitter — with  $180^\circ$  phase shift — through Q9 and summed at resistor R7 with the signal which has gone common collector-common base — with  $0^\circ$  phase shift — through Q7 and Q5. Therefore, with the circuit perfectly balanced, the two signals completely cancel out and the output has zero signal. This can be shown mathematically as follows:




Figure 2. Simplified Schematic of the Multiplier Section of the SG1402.

The collector current in one side of a simple differential amplifier (Q5 and Q7, for example) is:

$$i_{c1} = \frac{I_{E1}}{1 + \exp\left(\frac{q}{kT} v_c\right)}$$

where:  $I_{E1}$  = sum of currents in each collector

$$\frac{kT}{q} = 26 \text{ millivolts at } 25^\circ\text{C}$$

$v_c$  = differential input voltage

This equation can be differentiated to obtain the transconductance which, for small values of  $v_c$ , is:

$$g_m = \frac{di_{c1}}{d v_c} = \frac{q I_{E1}}{4kT}$$

In a similar manner, the transconductance through Q9 is:

$$g_m = \frac{di_{c2}}{d v_c} = \frac{q I_{E2}}{4kT}$$

and the total voltage gain,  $A_v$  is:

$$A_v = R_L \left( \frac{di_{c1}}{d v_c} + \frac{di_{c2}}{d v_c} \right)$$

$$= \frac{R_L q}{4kT} (I_{E2} - I_{E1})$$



Since  $I_{E1} + I_{E2} = I_0$ , it can be seen that when  $v_m = 0$ ,  $I_{E1} = I_{E2} = \frac{1}{2} I_0$  and  $A_v = 0$ . With  $I_{E1}$  and  $I_{E2}$  being collector currents of another differential amplifier, the total small-signal gain equation may be written:

$$A_v = \frac{v_o}{v_c} = \frac{R_L I_0 q}{4 kT} \left[ \frac{1}{1 + \exp\left(\frac{q}{kT} v_m\right)} - \frac{1}{1 + \exp\left(\frac{q}{-kT} v_m\right)} \right]$$

The circuit gain of the SG1402 is less than that predicted by the above equation due to the local feedback offered by the 20 ohm emitter resistors. The actual relationship between  $A_v$  and  $v_m$  is shown in Figure 3 while Figure 4 graphs the full four-quadrant transfer function between the input voltage,  $v_c$ , the control voltage,  $v_m$ , and the output voltage. Note that the 20 ohm emitter resistors provide linearity for  $\pm 60$  millivolts of input voltage while the modulating voltage is only linear for approximately half that value. It should be recognized from Figure 4 that output limiting occurs at a constant input voltage regardless of the modulating voltage. In other words, reducing the gain reduces the maximum peak-to-peak output swing.




Figure 3. Differential Gain Control.




Figure 4. Multiplier Transfer Function.

## BIASING CIRCUITRY

Key to the utility of the SG1402 is the inclusion of all the biasing and level shifting circuitry normally required as external components. This is provided by matched current sources and low impedance voltage sources.

Resistors R1, R2, R3 and R4 are directly across the supply voltage and establish a current:

$$I_b = \frac{V_S - V_{BEQ1}}{R1 + R2 + R3 + R4} = 1 \text{ mA at 10 volts}$$

Transistors Q14 and Q16 have the same geometries and emitter resistors as Q1 and therefore, with the same base voltage, they each are also conducting one milliamp and provide the loads for the output emitter followers, Q13 and Q15. This saves chip area as a transistor requires less space than a resistor which would establish the same current.

Transistor Q8 has four times the emitter area and  $\frac{1}{4}$  the emitter resistor as Q1 and thus defines a current level  $I_0$  of 4 milliamps.

The bias voltage levels required at different points in the circuit are all defined by the same resistors which set the current levels but there is no mutual interaction due to the insertion of Q2 and Q3 which act as low-impedance isolators.

Transistors Q4 and Q11 serve only as common-base stages to isolate the load resistor from the collector capacitance of the parallel diff-amp transistors. Thus, frequency response is improved with only slight increase in circuit complexity.

The chip layout of the SG1402 was done to optimize the component matching regardless of mask registration and process variations. From the photomicrograph shown in Figure 5, it can be seen how the symmetrical nature of the circuit was exploited to obtain matched parameters. The chip has an area of 48 by 39 mils.




Figure 5. Photomicrograph of SG1402 Chip.

## VARIABLE GAIN AMPLIFICATION

The circuit of Figure 6 shows the simplest application of the SG1402 as a single-ended, variable-gain amplifier. The signals at the two outputs are always equal in magnitude and opposite in phase. As the gain control potentiometer is moved from one end to the other, each output will start with a maximum signal, reduce to a minimum when the pot is centered, and increase to maximum again in the opposite phase as the wiper gets to the other end of the potentiometer.




Figure 6. Single-Ended Variable-Gain Amplifier Configuration with Manual Gain Control to Provide Maximum Output of Either Phase.

For applications where a phase change is not desired, the incorporation of a diode as shown in Figure 7 will allow a DC control voltage to vary the input-output transfer function from a gain of +25 dB to an attenuation of -25 dB. This relationship is plotted in the graph of Figure 8.

Since this change in transfer function is accomplished with no net change in either operating currents or bias levels, it is transient-free and extremely fast-reacting. Thus, the circuit of Figure 7 may also be used as a gated amplifier with the control requirements compatible with 0 to 5 volt logic levels. The waveform in Figure 9 shows a 1 MHz signal controlled with a 10 microsecond pulse.




Figure 7. Addition of Diode Provides Gain Control Without Phase Change. Balance May be Eliminated if Maximum Attenuation is not Required.




Figure 8. Gain Variation as a Function of Control Voltage with Diode Coupled Input.




Figure 9. Gate Amplifier or Pulse Modulator Response. Input is 10 mVrms, 1 MHz and Control Voltage is 0 to 5 Volt Square Wave with  $f = 50$  kHz.

## MODULATION

The multiplying function of the SG1402 can be used to provide both balanced and amplitude modulation utilizing the basic circuit shown in Figure 10. With the potentiometer adjusted for optimum balance, the carrier signal is canceled out producing a double sideband waveform at the output. Depending upon the amplitude of the carrier signal, higher frequency harmonics can also be generated; however, if only the lower sideband is used, filtering of the upper sideband will also eliminate all the harmonics. It should be noted that this balanced modulation is achieved without the need for the usual transformers and only capacitive coupling is required. Typical waveforms are shown in Figure 11.




Figure 10. Balanced Modulator.




Figure 11. Balanced Modulator Output Waveform. (0.1V/cm, 50  $\mu$ s/cm,  $f_c = 1$  MHz,  $f_m = 10$  KHz).

If the potentiometer is adjusted so that the circuit is unbalanced, then the carrier is included in the output signal and amplitude modulation as shown in Figure 12 results. The optimum adjustment can most readily be made while observing the output waveform on an oscilloscope. Care should be taken that neither signal overdrive the circuit.




Figure 12. Amplitude Modulator Output Waveform. (0.2V/cm, 50  $\mu$ s/div,  $f_c = 1$  MHz,  $f_m = 10$  KHz).

By using a signal to modulate itself with the circuit shown in Figure 13, the input is squared and since

$$\cos^2 \omega t = \frac{1}{2} [1 + \cos 2 \omega t]$$

the output frequency is twice that of the input. Typical waveforms for this frequency doubler application are shown in Figure 14.




Figure 13. Frequency Doubler.




Figure 14. Frequency Doubler Input and Output Waveform. (50mV/cm, 0.2  $\mu$ s/div,  $f_1 = 1$  MHz,  $f_2 = 2$  MHz).

## DEMODULATORS

The same features which make the SG1402 an excellent modulator provide superior performance when the circuit is used as a single or double sideband demodulator. The circuit of Figure 15 illustrates the simplicity of this application. The balance pot is not necessary since the inserted carrier is eliminated by the low-pass filter at the output.




Figure 15. Balanced Demodulator.

The same general approach may be used for amplitude modulation and a block diagram of a simple AM detector is shown in Figure 16. Thus, the SG1402 can be used in receivers which combine SSB and AM to provide complete signal transformation in either mode of operation.




Figure 16. AM Detector Block Diagram.

## CONCLUSIONS

With the introduction of the SG1402, Silicon General has provided a powerful tool to the communications engineer and all others working with information processing. Because of its versatility and capability, this device opens the way to a much greater utilization of carrier transmission schemes for data handling in applications ranging from outer space to home kitchens.

# Application Notes — SG1501A — Dual-Polarity Tracking Regulators

## CIRCUIT OPERATION

The first IC to combine a positive and negative voltage regulator on a single chip was the SG1501, and this device has since been supplemented with three new tracking regulator designs — the SG1502, the SG1501A, and the SG1568.

All four of these tracking regulators operate in a similar manner which is best visualized through the block diagram shown in Figure 1. This circuit is fundamentally a tracking regulator. That is, the negative voltage is regulated and the positive output tracks the negative. (Note: In the SG1568, the circuit is reversed in that the negative side tracks the regulated positive output; however, the principle is the same.) Negative regulation is accomplished by providing a constant-voltage reference for the negative error amplifier, but the reference input to the positive error amplifier is grounded. This amplifier forces its other input, which is the center-tap between equal resistors, to also be at zero volts, thus requiring the positive output to be equal in magnitude but opposite in polarity to the negative output.




Figure 1. Block Diagram

With this technique, a single adjustment of the negative voltage divider — which changes the negative output level — will also provide exactly the same change to the positive output voltage. This tracking will hold all the way from approximately one volt above the reference voltage to a maximum value of about two volts less than the input supply voltage.

## DESIGNER'S CHOICE

With four IC's to choose from some discussion of the significant features of each type is in order. Three of the devices, the SG1501A, the SG1501 and the SG1568 are factory set at  $\pm 15V$  regulators while the fourth, the SG1502, is user-adjusted to provide outputs from  $\pm 8V$  to  $\pm 28V$ .




Figure 2. Basic  $\pm 15V$ , 50 mA Regulator

The SG1501 and SG1501A are interchangeable and both can be used by themselves to provide load currents to the maximum defined by package dissipation, or can be combined with external pass transistors for currents in excess of two amps. Both devices feature constant current limiting with the value set by an external resistor. The SG1568 is similar in all respects to the SG1501 except that it is frequency compensated in a slightly different way.

The SG1502 uses the same basic circuit as the SG1501 but has two important differences. First, the voltage setting resistors are external to the device providing greater flexibility in adjusting the output voltage levels to other than  $\pm 15V$ . Secondly, the current limit circuitry has been changed to allow its use in a foldback mode. Foldback current limiting provides for a short circuit current value less than the maximum load current and is a significant feature when the major power dissipation is in external pass transistors rather than the IC.

Self-contained thermal shutdown is the primary improvement offered by the SG1501A although increases in both the maximum input voltage and load current have also been made. With thermal shutdown, temperature sensing circuitry on the chip is designed to turn off the output current when the junction temperature exceeds a safe limit — typically  $170^{\circ}C$ . The significance of this feature is that the designer now need not design around short-circuit power dissipation limits — the device will take care of itself. Since short-circuit power is typically more than twice as much as maximum operating power, this means a two-times, or better, improvement in load current is possible. It should be noted that even with thermal limiting circuitry, the maximum current must be controlled to allow time for this protection to react.

## APPLICATIONS

The simplest way to use the SG1501 and SG1501A is in the basic circuit shown in Figure 2. In this form, the device will handle 50 to 100 mA, depending on the heat sinking (more about this later) and will provide  $\pm 15V$  outputs with typically less than two millivolts of sensitivity to either line or load variations. Because of this excellent line regulation, there is no need for symmetrical input supply voltage levels. The only requirement is that each level be greater than its associated output and that the total voltage between positive and negative supplies be less than 60V (70V for the SG1501A). The minimum input voltage is defined by the regulator dropout characteristics shown in Figure 3.




Figure 3. Regulator Dropout Voltage

# Application Notes—SG1501A—Dual-Polarity Tracking Regulators




Figure 4. Artificial ground for use with an ungrounded or single level voltage.

When operating from a single voltage source, an ungrounded supply is required. An artificial ground can be provided as shown in Figure 4. In this circuit, the external transistors will conduct as necessary to accommodate unbalanced load requirements and while the outputs will float between the two input levels, they will be held constant with respect to this artificial ground.

## CURRENT LIMITING

Current sensing is provided by transistors Q12 and Q13 (see schematic, Figure 5) which are normally held off by an external base-to-emitter resistor,  $R_{sc}$ . When the load current passing through this resistor develops enough voltage, the transistor turns on and diverts drive current away from the series pass transistors. The sense voltage is equal to approximately 0.6V at  $T_j = 25^\circ\text{C}$ , but it is temperature dependent decreasing to 0.4V at  $125^\circ\text{C}$  as shown in Figure 6. Note that it is junction temperature that determines the sense level, and thus increasing the power dissipation within the circuit can lower the value at which limiting will occur. The value of the limiting resistor,  $R_{sc}$ , should be selected by:

$$R_{sc} = \frac{\text{Sense Voltage at Maximum } T_j}{\text{Allowable Short Circuit Current}}$$

where, for maximum regulation, the allowable short circuit current should be at least 20% more than the maximum expected load current.

Under some conditions, a low-level oscillation may be present on the negative side when the device goes into current limiting. Should this be a problem, it may be eliminated by by-passing  $R_{sc}$  with a capacitor whose

value is such that the time constant,  $R_{sc} C$ , is equal to  $10 \times 10^{-6}$  second. This capacitor, as well as the output capacitors, C3 and C4, must be low ESR types such as solid tantalum.




Figure 6. Current Limiting Characteristics

## POWER CONSIDERATIONS

Although these dual regulators are designed to handle large load currents and high input voltages, the product of the two can easily exceed the maximum total device dissipation allowed by the package. The functional limitation which should be considered for each application is that for maximum reliability the junction temperature of the chip should not exceed  $170^\circ\text{C}$ . This is usually derated to give a maximum design operating  $T_j$  of  $150^\circ\text{C}$ .

To evaluate the maximum junction temperature possible in a given application, the following three parameters must be known:

1. The power dissipation within the chip
2. The thermal resistance from junction to ambient (or heat sink)
3. The ambient (or heat sink) temperature

The power dissipation within the chip is equal to the sum of the input voltage times the standby current plus the input-output voltage differential times the load current, for each side of the regulator. For example, the total power dissipation for  $\pm 20\text{V}$  inputs,  $\pm 15\text{V}$  outputs, and 50 mA load currents is:

$$\begin{aligned} P_d &= 20(2) + 20(3) + 5(50) + 5(50) \\ &= 100 \text{ mW standby} + 500 \text{ mW load current} \\ &= 600 \text{ mW} \end{aligned}$$

The thermal resistance is the resistance to heat flow from the junction to the ultimate heat sink. For parts mounted in the open, still air, the thermal resistance ( $\theta_{jA}$ ) is equal to  $185^\circ\text{C}/\text{watt}$  for the T0-100 metal can and  $125^\circ\text{C}/\text{watt}$  for the T0-116 ceramic DIP. Blowing air across the package, or the use of some form of heat radiator can significantly reduce these numbers. For example, the use of IERC's model TXBF-032-025B top hat radiator on the T0-100 package, reduces  $\theta_{jA}$  to  $130^\circ\text{C}/\text{watt}$ , while their model LIC-214A-2B radiator for the T0-116 will give an  $\theta_{jA}$  of  $50^\circ\text{C}/\text{watt}$  for that package. Finally, a perfect heat sink reduces  $\theta_{jA}$  to  $\theta_{jC}$  which is  $50^\circ\text{C}/\text{watt}$  for the T0-100 and  $20^\circ\text{C}/\text{watt}$  for the T0-116.




Figure 5. SG1501A Schematic Diagram

# Application Notes—SG1501A—Dual-Polarity Tracking Regulators

With the above information, the maximum power handling capability of the package can be determined as follows:

1. Calculate the maximum allowable junction temperature rise:

$$\Delta T_j = 150^\circ\text{C} - T_A \text{ (max)}$$

2. Calculate the power availability:

$$P_d = \Delta T_j / \theta_{jA}$$

3. From this number, subtract the maximum standby dissipation:

$$P_{sb} = (V^+ \text{ max}) (I_{sb}^+) + (V^- \text{ max}) (I_{sb}^-)$$

4. The remainder can be used to determine the maximum load current as a function of input-output voltage differential.

The curves of Figure 7 show these relationships for each package under the assumptions of 25°C ambient, and symmetrical input and output voltages and load currents.




Figure 7. Maximum Current Capability

## EXTERNAL POWER TRANSISTORS

Additional current handling capability may be provided through the use of external power transistors in the configuration shown in Figure 8. In this circuit, the 75 ohm base-to-emitter resistors provide a path for the regulator standby current and should not be increased in value. An additional consideration is the use of solid tantalum output capacitors as most common electrolytic types have too high an equivalent series resistance, particularly at high frequencies.

The power transistors are not critical and can be selected on the basis of current and voltage capability, and on mechanical requirements for practical heat sinking. Note that only one transistor need be used if only one side has excessive load current. Although low-frequency devices will minimize the risk of oscillation, unique transistor characteristics may require a small capacitor (0.1 mfd) from base to ground or a larger value (5 mfd) from base to emitter for complete stability.




Figure 8. High Current Configuration, One Amp Output

## FOLDBACK CURRENT LIMITING

With constant-current limiting as shown in Figure 8, the power dissipation in the pass transistors under short circuit conditions can be substantial. Here, the thermal limiting feature of the SG1501A can't do much good since it senses the IC temperature rather than the external transistors. To eliminate the problem of having to heat sink a short circuit power two to three times normal operating levels, the use of the SG1502 in the circuit of Figure 9 should be considered. The dividers of R5' and R6 pre-bias the current limiting such that when the output is shorted, the maximum current is substantially reduced from its normal operating level. The values for R5 and R6 are most easily determined from an iterative solution of the equations below with the trade-off being that a greater amount of fold-back requires a larger voltage drop across Rsc:

$$\text{Max Load Current} \approx \frac{\text{Sense Voltage} + \frac{R_5}{R_6} V_o}{R_{sc}}$$

$$\text{Short Circuit Current} \approx \frac{\text{Sense Voltage}}{R_{sc}}$$




Figure 9. Foldback Current Limiting

## VOLTAGE ADJUSTMENTS

With both output voltage levels internally set for 15V, ( $\pm 200$  mV for the SG1501/2501 and  $\pm 500$  mV for the SG3501) these devices require no additional resistors for many applications. It is possible, however, to externally vary the output voltages from  $\pm 10$  to  $\pm 23$ V by using external resistors to shunt one or both of the internal resistors which set the negative output level. The positive output will, of course, track the negative value.




Figure 10. External parallel resistor required for voltages other than  $\pm 15$ V.

The simplest way of changing the output levels is to use a single resistor

# Application Notes—SG1501A—Dual-Polarity Tracking Regulators

in parallel with R17 (see Figure 5) for voltages less than 15V and in parallel with R16 for voltages above 15V. The graph of Figure 10 shows the approximate value to use in either case.

This method of adjusting output levels has one disadvantage, however. Diffused resistors have a positive temperature coefficient and while they can be made to track each other extremely well, with one of them shunted this tracking becomes degraded. A method offering greater temperature stability is the use of a pair of resistors with values low enough to swamp out the internal divider. By shunting R16 with 1.2k, and R17 with a resistor selected by:

$$R17'' = \frac{1.2 (V_o - 6.2)}{6.2} \text{ k}\Omega$$

where  $V_o$  is the desired output voltage, a four-fold improvement in temperature performance is achieved at the expense of the additional divider current. Figure 11 shows that temperature variation which may be expected both with a single shunt resistor and with a divider drawing approximately five milliamps of current. Note that these temperature shifts are caused by changes in chip temperature which could result from variations of either ambient temperature or internal power dissipation.




Figure 11. Temperature Coefficient of Output Voltage

In the 14 pin dual-in-line package, a connection is provided to the junction of R21 and R22. An external resistor divider can be used here in the same manner to either balance the two outputs so that they are exactly equal in magnitude or to unbalance them for non-symmetrical output levels.

Although all of these dual regulator types have provisions for adjustment of the output voltage levels, with its user-supplied voltage setting resistors, the SG1502 is the best choice for applications very far from  $\pm 15V$ . The divider resistors (see Figure 9) are selected as follows:

$$\text{Negative } V_o = \frac{6.2 (R1 + R2)}{R1}$$

$$\text{Positive } V_o = \frac{R3}{R4} (\text{Negative } V_o)$$

One common application for positive and negative voltages is as a power source for the widely used 710 and 711 IC voltage comparators. Since these devices are designed for +12 and -6V operation, it takes a circuit as shown in Figure 12 to get around the  $\pm 8V$  minimum output

limitation of these regulators. Here, the nominal  $\pm 15V$  output of the SG1501 has been reduced to  $\pm 12V$  by the 2.0k and 1.8k voltage divider. Six volts are then subtracted from the negative output by the 1N4735 zener diode. Because the diode is outside the feedback loop, some minor variations in the -6V output may be observed due to its temperature coefficient or dynamic impedance. These variations have negligible effect on the comparators, however, as the negative voltage is used only to bias high impedance current sources.




Figure 12. Using the SG1501 to provide +12 and -6V outputs.

Zener diodes can also be put to use in applications requiring high input voltages. In the circuit of Figure 13, the small signal zener diodes reduce the voltage applied to the IC while allowing the easily heat-sinked power transistors to absorb the added power dissipation caused by a large input-output differential.




Figure 13. Zener diodes used to prevent high input voltages from appearing across the device.

## CONCLUSIONS

With two complete regulators in a single IC, these new regulators offer an improved approach to power distribution. Their high degree of performance and freedom from large numbers of external components make "on-card", or distributed regulation a practical reality. By regulating at the point of use, the system designer has eliminated many knotty problems such as lead inductance, decoupling, line drop through connectors, etc. In addition, since each circuit card or module can now regulate its own voltage, complete interchangeability is more nearly assured and the problems of equipment maintenance are greatly eased.

# Application Notes—SG1524

## SIMPLIFYING CONVERTER DESIGN WITH A NEW INTEGRATED REGULATING PULSE WIDTH MODULATOR

Bob Mammano  
Director, Advanced Development  
SILICON GENERAL, INC.  
Westminster, California

### Abstract

A new monolithic integrated circuit is described which contains all the control circuitry for a regulating power supply converter or switching regulator. Included in this 16-pin dual-in-line package is the voltage reference, error amplifier, oscillator, pulse width modulator, pulse steering flip-flop, dual alternating output switches, and current limiting and shutdown circuitry. This device can be used for switching regulators of either polarity, transformer coupled DC to DC converters, transformer-less voltage doublers and polarity converters, as well as other power control applications.

### INTRODUCTION

Implementing a switching power supply has just become significantly easier with the introduction of the SG1524 series of Regulating Pulse Width Modulator integrated circuits. Long recognized as offering greatly improved efficiencies, the development of switching supplies has been hampered by the complexity of the low-level circuitry required to provide the proper signals for adequate control of the switching transistors. As a result, these supplies have tended to be more costly, larger in size, and with poorer reliability than could be justified by their improved efficiency. Even when threats of higher energy costs and potential brown-outs have made switching supplies mandatory, their complexity has made the engineering design task a most formidable undertaking.

With the introduction of the SG1524, a major portion of the complex low-level control circuitry has been integrated into a single LSI linear integrated circuit. This monolithic chip, packaged in a 16-pin dual-in-line outline, implements the entire block diagram shown in Figure 1.

It is the integration of all these different functions into a single IC that qualifies the SG1524 as one of the best examples to date of large scale integration as applied to analog circuits.

The remainder of this paper will describe each of the individual blocks in the following diagram in considerable detail and then offer a few basic application suggestions.




FIGURE 1 — SG1524 BLOCK DIAGRAM

### VOLTAGE REFERENCE

The reference circuit of the SG1524 is shown in Figure 2. This is a complete linear regulator designed to provide a constant 5 volt output with input voltage variations of 8 to 40 volts. It is internally compensated and short circuit protected. It is used both to generate a reference voltage and as the regulated source for all the internal timing and controlling circuitry. This regulator may be bypassed for operation from a fixed 5 volt



source by connecting pins 15 and 16 together to the input voltage. In this configuration, the maximum input voltage is 6 volts. While discussing input power, it should be mentioned that the entire SG1524 IC draws less than 10mA of current, regardless of input voltage.




FIGURE 2 – SG1524 REFERENCE CIRCUIT

This reference regulator may be used as a 5 volt source for other circuitry. It will provide up to 50mA of output current itself and can easily be expanded to higher currents with an external PNP transistor as shown in Figure 3.




FIGURE 3 – SG1524 EXPANDED CURRENT SOURCE

### OSCILLATOR

The oscillator in the SG1524 uses an external resistor ( $R_T$ ) to establish a constant charging current into an external capacitor ( $C_T$ ). This constant-current charging gives a linear ramp voltage which provides an overall linear relationship between error voltage and output pulse width. The SG1524 oscillator circuits is shown in Figure 4.




FIGURE 4 – SG1524 OSCILLATOR CIRCUIT

A second output from the oscillator is a narrow clock pulse which occurs each time  $C_T$  is discharged. This output pulse is used for several functions as outlined below:

- (1) As a blanking pulse to both outputs to insure that there is no possibility of having both outputs on simultaneously during transitions. The width of this blanking pulse can be controlled to some extent by the value selected for  $C_T$ .
- (2) As a trigger for an internal flip-flop which directs the PWM signal to alternate between the two outputs. Note that for single-ended applications, the two outputs can be connected in parallel and the frequency of the output is the frequency of the oscillator. For push-pull applications, the outputs are separated and the action of the flip-flop provides an output frequency  $\frac{1}{2}$  that of the oscillator.
- (3) As a convenient place to synchronize an oscilloscope for system de-bugging and maintenance.
- (4) As a bi-directional port for external timing synchronization. The output pulse from this oscillator – which is stable to within 2% over variations in both input voltage and temperature – can be used as a master clock for other circuitry, including other SG1524's. It thus follows that a positive pulse applied to this terminal can synchronize the SG1524 to an external clock signal.

The waveforms of the two outputs from the oscillator are shown in Figure 5.




FIGURE 5 – SG1524 OSCILLATOR WAVEFORMS

### ERROR AMPLIFIER

The error amplifier circuit, shown in Figure 6, is a simple differential input, transconductance amplifier. Both inputs and the




FIGURE 6 – SG1524 ERROR AMPLIFIER SCHEMATIC

output are available for maximum versatility. The gain of this amplifier is nominally 10,000 (80 dB) but can be easily reduced by either feedback or by shunting the output to ground with an external resistor. The overall frequency response of this amplifier which, by the way, is not internally compensated but yet is stable with unity gain feedback, is plotted with various values of external load resistance in Figure 7.




FIGURE 7 – SG1524  
ERROR AMP FREQUENCY RESPONSE

Phase shifting to compensate for an output filter pole may readily be accomplished with an external series R-C combination at the output terminal of the amplifier.

Since the error amplifier is powered by the 5-volt reference voltage, the acceptable common-mode input voltage range is restricted to 1.8 to 3.4 volts. This means the reference must be divided down to be compatible with the amplifier input, but yet provides the advantage of being able to be used to regulate negative output voltages. Required input dividers are shown in Figure 8.




FIGURE 8 – ERROR AMPLIFIER CONNECTIONS

Since this amplifier is a transconductance design, the output is a very high impedance (approximately 5 MΩ) and can source or sink only 200 microamps. This makes the output terminal (Pin 9) a very convenient place to insert any programming signal which is to override the error amplifier. Internal shutdown and current limit circuits are connected here, but any other circuit which can sink 200 µA can pull this point to ground, thereby shutting off both outputs.

For example, the soft start circuit of Figure 9 can be used to hold Pin 9 to ground – and thus both outputs off – when power is first applied. As the capacitor charges, the output pulse slowly increases from zero to the point where the feedback loop takes control. The diode then isolates this turn-on circuit from whatever frequency stabilizing network might also be connected to Pin 9.




FIGURE 9 – SG1524 SOFT START CIRCUITRY

## CURRENT LIMITING

The current limiting circuit, while shown in the block diagram as an op amp, is really only a single transistor amplifier as shown in Figure 10. It is frequency compensated and has a second transistor to provide temperature compensation and a reduction of input threshold to 200 mV. When this threshold




FIGURE 10 - SG1524 CURRENT LIMITING

is exceeded, the amplifying transistor turns on and, by pulling the output of the error amplifier toward ground, linearly decreases the output pulse width. One consideration in using this circuit is that the sense terminals have a  $\pm 1$  volt common mode range which requires sensing in the ground line. However, since differential inputs are available, foldback current limiting can be implemented as shown in Figure 11.




FIGURE 11 - FOLDBACK CURRENT LIMITING

While on the subject of protection circuitry, although over-voltage protection is not built into the SG1524, it is relatively easy to add by using the internal shutdown circuit in conjunction with a few external components as shown in Figure 12.




FIGURE 12 - SG1524 OVER VOLTAGE PROTECTION

This circuit will provide a low level sensing and latching function and while it won't protect against a shorted output transistor, it will remove the drive signals with no power dissipation.

## OUTPUT STAGES

The outputs of the SG1524 are two identical NPN transistors with both collectors and emitters uncommitted. These circuits are as shown in Figure 13 and include an antisaturation network for fast response and current limiting set for a maximum output current of approximately 100 mA.




FIGURE 13 - SG1524 OUTPUT STAGE

The availability of both collectors and emitters allows maximum versatility to enable driving either NPN or PNP external transistors; however, it must be remembered that this is only a switch which closes and opens. Power transistor turn-off drive must be developed externally. Some suggestions for output drive circuits are shown in Figure 14.




FIGURE 14 - DRIVING EXTERNAL TRANSISTORS

## APPLICATIONS

In considering applications for the SG1524, it appears that there are three general classifications of switching power supply

systems. Included in the first are the transformerless voltage multiplier circuits shown in Figure 15. These circuits are primarily used for low level applications but can step up, step




FIGURE 15 – CAPACITOR/DIODE OUTPUT CIRCUITS

down, or change the polarity of an input voltage. The switches shown can be either the output stages of the SG1524 or external transistors. Note that one extra diode is required to protect the emitter-base junction of switch  $S_A$  during the times when both switches are open.

For higher current applications, the single-ended inductor circuits of Figure 16 represent another classification. Here the two




FIGURE 16 – SINGLE-ENDED INDUCTOR CIRCUITS

outputs of the SG1524 are connected in parallel, but note that this does not give twice the current as the switches are alternating internally. This does not affect external performance, however, and the SG1524 can be used to provide 0-90% duty cycle modulation in any of the configurations shown.

The third general classification of power supply systems are transformer coupled, two types of which are shown in Figure 17.




FIGURE 17 – TRANSFORMER COUPLED CIRCUITS

The push-pull circuit represents the conventional DC to DC converter with each switch being controlled for 0 - 45% duty cycle modulation. The second transformer circuit is a single-ended flyback converter, useful at light loads without a separate output inductor.

To illustrate the use of the SG1524 in each of the above general classifications, the following simple, but practical, circuits are presented:

Figure 18 shows the use of the SG1524 as a low current polarity converter providing a regulated -5 volt output at currents up to 20 mA from a single positive input voltage. The external




FIGURE 18 – LOW CURRENT POLARITY CONVERTER

components required include the divider resistors to interface the reference and output voltages with the error amplifier, a resistor/capacitor to set the operating frequency, and the output diodes and capacitors. The combination of the built-in current limiting of the SG1524 output stages and the capacitor

coupling of the output signal provide full protection against short circuits and the current limit amplifier is unused. Since this circuit has no inductor, the output capacitor is more than enough to stabilize the regulating loop and no additional compensation is required.

Another low-level circuit is the flyback converter shown in Figure 19.




FIGURE 19 – +5 TO ±15 VOLT, FLYBACK CONVERTER

This circuit is designed to develop a regulated ±15 volt supply from a single +5 volt source. Note that the reference terminal is tied to the input, disabling the internal regulator. The error amplifier resistors are also tied to the input line so the output regulation can be no better than the input; however, an external reference could just as easily have been used.

In this application, the two output stages are connected in parallel and used as emitter followers to drive a single external transistor. Since the currents in the secondary of a flyback transformer are out of phase with the primary current, current limiting is very difficult to achieve. In this circuit, protection was provided through the use of a soft-start circuit. If either output is shorted, the transformer will saturate, providing more current through the drive transistor. This current is sensed and used to turn on the 2N2222 which resets the soft-start circuit and turns off the drive signal. If the short remains, the regulator will repetitively try to start up and reset with a time constant set by the soft-start circuit. Removing the short will then allow the regulating loop to re-establish control.

For higher current applications, the single-ended conventional switching regulator of Figure 20 is shown.




FIGURE 20 – 1 AMP, SINGLE-ENDED SWITCHING REGULATOR

In this case, an external PNP darlington is used to provide a 1-amp current switch. The SG1524 has the two outputs in parallel, connected as a grounded emitter amplifier. The current sense resistor is inserted in the ground line and the voltage across it used for constant current limiting. Note that in addition to the divider resistors and frequency setting  $R_T C_T$ , a phase compensation resistor and capacitor is used to stabilize the loop now that an inductor has been added.

A fourth application would have to be a push-pull, DC to DC regulating converter as shown in Figure 21.




FIGURE 21 – 5V, 25W, DC TO DC CONVERTER

Here the outputs of the SG1524 are connected as separate emitter followers driving external transistors. Current limiting in this application is done in the primary for several reasons: First, it's easier to live within the ±1 volt common mode limits of the current limit amplifier; second, since this is a step-down application, the current – and therefore the power in the sense resistor – is lower; and third, if the output drive were to

become non-symmetrical causing the transformer to approach saturation, the resultant current spikes will shorten the pulse width on a pulse-by-pulse basis, providing a first order correction. Note that the oscillator is set to run at 40 kHz to obtain a 20 kHz signal at the transformer.

This application as shown does not provide input-output isolation and, of course, that feature is difficult to achieve within a single IC. There are a couple of ways the SG1524 can be used with isolated power supply systems, however. The first is shown in Figure 22 where the SG1524 is direct coupled

separate reference and error amplifier (most easily implemented with a SG723 regulator IC) is connected on the secondary and then optically coupled back to the primary side.

As should be evident from the above, the SG1524 was designed as the first of what will undoubtedly become a larger family of regulator ICs specifically designed for switching power supplies. As such, versatility was the primary design goal of this device and hopefully this goal has been achieved to the degree that will allow the SG1524 to find application to a wide range of power control systems.




FIGURE 22 – INPUT/OUTPUT ISOLATION

on the secondary side of the output transformer. The outputs from the IC are transformer-coupled back to the primary side to drive the switching transistors. Of course, a separate start-up power source is needed for the SG1524 but that shouldn't present much of a problem remembering that the IC draws less than 10 mA of supply current.

A different method of providing isolation is shown in Figure 23 where the IC is direct coupled on the primary side. Here a





FIGURE 23 – INPUT/OUTPUT ISOLATION

## DEADBAND CONTROL WITH THE SG1524 REGULATING PULSE WIDTH MODULATOR CIRCUIT

The SG1524 Regulating P.W.M. integrated circuit provides two outputs which alternate in turning on for push-pull inverter applications. The internal oscillator sends a momentary blanking pulse to both outputs at the end of each period to provide a deadband so that there cannot be a condition when both outputs are on at the same time. The amount of deadband is determined by the width of the blanking pulse appearing on pin 3 and can be controlled by four techniques:

1. For 0.2 to 1.0 microseconds, the deadband is controlled by the timing capacitor,  $C_T$ , on pin 7. The relationship between  $C_T$  and deadband is shown in Figure 3 on the SG1524 data sheet. Of course, since  $C_T$  also helps determine the operating frequency, the range of control is somewhat limited.
2. For 0.5 to 3.0 microseconds, the blanking pulse may be extended by adding a small capacitor from pin 3 to ground. The value of the capacitor must be less than 1000 pf or triggering will become unreliable.
3. For longer and more well-controlled blanking pulses, a simple one-shot latch similar to the circuit shown below should be used:



TRANSISTORS — Small-signal general purpose types.  
For 5  $\mu$ sec width,  $C_B = 200$  pf,  $R_B = 10k$


When this circuit is triggered by the oscillator output

pulse, it will latch for a period determined by  $C_B R_B$  providing a well-defined deadband.

Another use for this circuit is as a buffer when several other circuits are to be synchronized to one master oscillator. This one-shot latch will provide an adequate signal to insure that all the slave circuits are completely reset before allowing the next timing period to begin.

Note that with this circuit, the blanking pulse holds off the oscillator so its width must be subtracted from the overall period when selecting  $R_T$  and  $C_T$ .

4. Another way of providing greater deadband is just to limit the maximum pulse width. This can be done by using a clamp to limit the output voltage from the error amplifier. A simple way of achieving this clamp is with the circuit below:



This circuit will limit the error amplifier's voltage range since its current source output will only supply 200 $\mu$ A. Additionally, this circuit will not affect the operating frequency.

## IMPROVING SWITCHING REGULATOR DYNAMIC RESPONSE

Bob Mammano  
 Director, Advanced Development  
 Silicon General, Inc.  
 Westminster, California

### ABSTRACT

Recent introductions of LSI integrated circuits for P.W.M. control have offered considerable simplification to the job of optimizing the design of switching regulators. In addition to greatly reducing the necessary circuitry, the linear transfer function of these devices eases the task of stabilizing the feedback loop and offers several possibilities for improved response. Experimental methods for evaluating the response characteristics of the P.W.M. switching and output stages can be used to confirm simplifying assumptions of linear operation. With this data, several approaches to equalization networks can be compared for performance optimization.

The past few years have seen a major revolution take place in the field of power supply design. Whether forced upon us by the need for energy conservation or finally made practical thru recent advances in semiconductor technology, switching regulators are now the name of the game in voltage control. Novices soon learn, however, that the implementation of a well-designed switching supply involves a little more skill than that required for a linear regulator.

Although the theory of switching regulation has long been known, there is much practical technology — or art — in designing efficient and reliable systems. This is still true even though recently introduced semiconductor devices have made the job at least a little easier. It is the purpose of this discussion to cover a few of the practical aspects of implementing and stabilizing switching regulators using these newer devices.

### INTEGRATED P.W.M. CONTROL CIRCUITS

Recognizing a rapidly growing market, many component suppliers have introduced new devices designed specifically for switching regulator applications. These include faster power transistors with improved S.O.A., low E.S.R. electrolytic capacitors, hybrid power devices which include a matched commutating diode,<sup>(1)</sup> and monolithic IC control devices such as the SG1524<sup>(2)</sup> which contain all of the P.W.M. control circuitry in a single 16-pin, dual-in-line package.




Figure 1. SG1524 Block Diagram

From the block diagram shown in Figure 1, it can be seen that the SG1524 contains the elements necessary to implement either single-ended switching regulators or DC to DC converters of several different configurations. This device includes a voltage reference, error amplifier, constant frequency oscillator, pulse width modulator, pulse steering logic, dual alternating output switches, and current limiting and shutdown circuitry. Since many of the different types of applications for this IC have been discussed earlier<sup>(2)</sup> it should suffice to review only two of the more common usages as shown in Figures 2 and 3.

The single-ended regulator of Figure 2 is unique because of its simplicity. This circuit combines an SG1524 with a Unitrode PIC-625 to build a 5 volt, 5 amp regulator with all the semi-



conductor devices contained in only two packages. This circuit has an efficiency of over 70% with an input voltage range of 20 to 30 volts, 0.1% line and load regulation, and some added benefits of constant frequency operation and short circuit protection.




Figure 2. SG1524 Single-Ended Switching Regulator

Figure 3 shows the same 5-volt, 5 amp output requirement met this time with a DC to DC converter. The use of high speed transistors and Shottky rectifiers keep the efficiency more than 80% — significant for a low-voltage output — while maintaining all the other benefits included in the single-ended circuit.




Figure 3. SG1524 Regulating DC-DC Converter

It should be recognized that the above circuits represent very basic applications of an IC control chip. Most practical power supply systems would probably incorporate many other features which may be accomplished by interfacing these IC's with a small amount of external circuitry to add characteristics such as: soft-start, oscillator synchronization, dead-band controls, additional current and/or voltage step-up stages, input-output isolation, remote overvoltage or overload shutdown, and response modifying circuitry. It is this latter subject we wish to explore more fully below.

## SWITCHING REGULATOR CONTROL

The basic switching regulator control loop which applies to the most common forms of implementation is illustrated in Figure 4. In analyzing this control loop stability, the obvious immediate problem is the transfer function of the P.W.M. and output stage. A detailed and accurate analysis of the nonlinear characteristics of this stage is an extremely difficult and complex task if one is to account for all the parameters which could possibly be a factor<sup>(3,4,5)</sup> On the other hand, if this stage could be assumed to have a linear transfer function, analysis becomes a relatively simple application of basic feedback theory.




Figure 4. Basic Regulating Control Loop

A significance of the SG1524 is that it uses a design approach which makes a linear assumption accurate enough for most applications. The fact that this device features constant frequency operation, a linear-slope ramp for P.W.M., and fast-response logic and output circuitry all contribute to minimizing the errors associated with a linear assumption. Of course, there are factors external to the IC which could destroy this assumption. Such things as excessive delay in the switching transistors, parasitic ringing or oscillation in the power stages, or nonlinear operation of the magnetics could all cause a resultant nonlinear performance. A first exercise for the designer, then, is to confirm linear operation of the P.W.M. and output stages of his regulator by evaluating his early breadboard models.

## OUTPUT STAGE ANALYSIS

The pulse width modulation is accomplished in the SG1524 by comparing the output of the error amplifier with a linear ramp, or saw-tooth signal from the oscillator. Because the comparator has both high gain and high input impedance, and the error amplifier has a high output impedance, this node (pin-9) becomes a very convenient place for inserting a test signal. A voltage source applied as shown in Figure 5 will completely override the error amplifier and essentially open the loop without actually breaking any connections. In addition, the test signal is easily managed because the voltage gain from this point

to the output is relatively low. (A voltage level on pin 9 of from 1 to 4 volts will change the pulse width from zero to maximum which will yield zero to maximum output voltage.)




Figure 5. Measuring Output Stage Transfer Function

In experimentally attempting to confirm satisfactory operation of the output stages, the designer hopes to prove that a linear equivalent circuit model is valid for reasonable analysis. One such model as proposed by Middlebrook<sup>(6)</sup> is shown in Figure 6. This model describes the overall AC and DC transfer function and input and output impedances in terms of the duty cycle and modulation constant. This model assumes that the effects of operating frequency, switching delays, and parasitic elements are well above the frequencies of interest as defined by the output LC filter.




Figure 6. Linear Equivalent Circuit

Values for the inductor and capacitor are normally calculated on the basis of output ripple current and voltage as follows:

For constant frequency operation,

$$L = \frac{V_O (V_{IN} - V_O)}{V_{IN} f (\Delta I_L)}$$

and

$$C = \frac{V_O (V_{IN} - V_O)}{8L f^2 V_{IN} (\Delta V_O)}$$

where:

- $V_{IN}$  = peak input voltage to the inductor
- $V_O$  = output voltage across the capacitor
- $f$  = switching frequency

$\Delta I_L$  = peak-to-peak current variation in the inductor

$\Delta V_O$  = peak-to-peak ripple voltage across the capacitor.

Note that the actual ripple voltage at the output of the filter will be  $\Delta V_O$ , plus  $\Delta I_L$  times the capacitor E.S.R.

Regardless of the requirements for minimizing the output ripple, an additional requirement on the filter is that its cutoff frequency be well below the switching frequency if our original goal of simple linear analysis is to be met. Specifically, the switching operation introduces a second order lag at one-half the switching frequency and for the output filter to dominate, its cutoff should be at least an order of magnitude below that number, or

$$\frac{1}{2\pi\sqrt{LC}} \leq \frac{f}{20}$$

To verify the performance of the resultant hardware, a Bode plot of the output stage response can be most meaningful. Ideally, a plot as shown in Figure 7 should show a flat response to the filter cutoff and then a linear 12 dB/octave rolloff with a




Figure 7. Linear Output Stage Response

180° phase shift. By making these plots with varying input voltage and load current, factors affecting stability such as leakage inductance, capacitor E.S.R., and either saturation or discontinuous operation of the magnetics may be evaluated over the operating conditions of interest. Figure 8 shows typical plots with less than ideal component parameters. With the characteristics of the output stage defined, attention can be turned to the error amplifier to develop an equalizing network which will allow satisfactory closing of the loop.

#### ERROR AMPLIFIER COMPENSATION

The error amplifier contained within the SG1524 is a transconductance amplifier in that it has a high-impedance, current source output. The gain is a function of the output loading and

can be reduced from a nominal 80 dB by shunt resistance as shown in Figure 9. Note also in Figure 9 that the uncompen-




Figure 8. Measured Output Stage Response




Figure 9. Open-Loop Error Amplifier Response

sated amplifier has a single pole at 300 Hz and 90° of phase shift. The unity gain cross-over frequency is 3 MHz and the large scale slew rate is 0.5 volt per microsecond.

This type of amplifier can be compensated in two ways: The compensation network can go from the output to ground or it can be connected from output back to the inverting input.<sup>(7)</sup> In the first case, the voltage gain is:

$$A_V = gmZ_C = \frac{8I_C Z_C}{2kT} \approx 0.002 Z_C$$

where  $Z_C$  is the complex compensation network impedance. If a feedback approach is used, the gain is:

$$A_V = \frac{Z_C}{Z_S}$$

where  $Z_S$  is the source impedance driving the input. In cases where relatively low impedances are desired in a feedback network, it may be necessary to buffer the high output impedance of the error amplifier. Figure 10c shows the use of an external emitter follower to provide a low driving impedance for the feedback network.




Figure 10. Error Amplifier Compensation Networks

To stabilize the overall regulator feedback loop of Figure 4, it should be apparent that the uncompensated loop contains at least two poles in the output filter and one more in the error amplifier, a situation which typically results in significant gain remaining when the total loop phase equals 360°. One of the simplest compensation schemes is to convert the error amplifier to an integrator by adding a single dominate pole at a frequency so low that the loop gain falls below unity well before the cut-off frequency of the output filter. While this approach yields a stable closed loop gain as shown in Figure 11, the response to





Figure 11. Closed Loop Frequency Response

disturbances is very slow. For example, the waveforms of Figure 12 show the response to a 20%, or one amp, step change in load to the circuit of Figure 3 when compensated with a 0.2 mfd capacitor around the error amplifier.

If instead of slowing down the error amplifier, a zero, or lead network is added to cancel one of the output filter poles, we can keep the total loop phase less than  $360^\circ$  to well beyond the output filter cutoff.



STIMULUS: ONE AMP STEP CHANGE IN  $I_O$   
 UPPER TRACE: ERROR AMP OUTPUT, 500 mV/DIV  
 LOWER TRACE: REGULATOR OUTPUT, 200 mV/DIV  
 TIME BASE: 5 MILLISECONDS/DIV

Figure 12. Integrator Compensation Step Response

Figure 13 shows a circuit for accomplishing this by moving the amplifier pole lower in frequency and adding a zero at the output filter cutoff frequency. Figure 14 shows the effects of this network on the Bode plot of the error amplifier, and Figure 15 indicates the improvement in recovery from the same one-amp load change. Note how the output of the error amplifier overshoots to give a boost to the output.




Figure 13. Series RC Phase Compensation





Figure 14. Phase Compensated Bode Plot



Even faster response can be achieved by providing additional lead networks. For example, another zero may be added by bypassing the sense feedback resistor. As can be seen in Figure 16, this greatly improves loop response but offers the hazard of coupling ripple noise directly into the error amplifier.



$R_C = 30 \text{ K}\Omega$ ,  $C_C = .022 \text{ mfd}$

STIMULUS: ONE AMP STEP CHANGE IN  $I_O$   
 UPPER TRACE: ERROR AMP OUTPUT, 500 mV/DIV  
 LOWER TRACE: REGULATOR OUTPUT, 100 mV/DIV  
 TIME BASE: 5 MILLISECONDS/DIV

Figure 15. Phase Compensated Step Response



STIMULUS: ONE AMP STEP CHANGE IN  $I_O$   
 UPPER TRACE: ERROR AMP OUTPUT, 500 mV/DIV  
 LOWER TRACE: REGULATOR OUTPUT, 50 mV/DIV  
 TIME BASE: 2 MILLISECONDS/DIV

Figure 16. Double Zero Compensated Step Response

## TWO LOOP CONTROL

From the examples presented above, it should be apparent that the integration method of error amplifier compensation provides good stability by making the dominate pole so low in frequency that variations in all other circuit parameters become inconsequential. This technique also provides high accuracy at DC where high gain can be used and is the type of feedback one would want to take directly from the output of a regulator since a user might add additional external capacitance, thereby

changing the output filter characteristics. Another reason for using single-pole compensation is to accommodate the use of a two-stage output filter which can add phase shifts well beyond 180°.

The problem of poor response can then be accommodated by adding a differentiated signal taken from somewhere else in the loop. If the time constants and gain factors are properly selected, the differentiated signal can compensate for the error in the integrated signal taken from the regulated output.

While it may be possible to combine these two signals with passive signal conditioning at the input to the error amplifier, a more straightforward approach is with two separate op amps as shown in Figure 17. Here the error amplifier in the SG1524 has





Figure 17. Two-Loop Signal Conditioning

been connected as a unity gain summing amplifier and two op amps from an SG124 quad IC are used as gain stages for signal conditioning. Since these are single-supply op amps, they are powered directly from the 5-volt reference voltage supplied by the SG1524.

Amplifier A1 provides the DC gain and gets its signal directly from the output of the regulator. There are several possibilities, however, for providing the differentiated correction signal through A2. If rapid response to changes in input voltage is required, A2's input may be taken through a resistive divider directly to the input line.<sup>(8)</sup> This is, of course, not a feedback signal but the feed forward of an open loop, short-duration correction signal. The waveforms of Figure 18 show the improvement which this feed-forward signal can offer.

If load transients are the problem, A2's input might be connected to a point where output current could be sensed. This would best be accomplished by using a current transformer in series with the output capacitor although the voltage across the capacitor E.S.R. might also serve as a sense point. In either case, a low-pass filter with a cutoff frequency of approximately 1/4



UPPER TRACE: INPUT VOLTAGE STEP CHANGE, 5V/DIV  
MIDDLE TRACE: OUTPUT WITH DC FEEDBACK ONLY, 100 mV/DIV  
LOWER TRACE: OUTPUT WITH AC FEED FORWARD ALSO, 100 mV/DIV  
TIME BASE: 2 MILLISECONDS/DIV

Figure 18. Feed Forward Compensation

the switching frequency is necessary to remove the ripple voltage before attempting a differentiation. A third possible signal input is to put a secondary winding on the output filter inductor. This gives an AC signal proportional to  $V_{IN} - V_O$  and will therefore respond to disturbances at either input or output.

## SUMMARY

Although integrated circuit controllers for switching supplies have removed much of the circuit complexity from this type of regulator, the dynamic analysis of the control loop must still be optimized for each application. This optimization is made easier, however, if a linear approximation of the switching stages can be shown to be valid. The SG1524 controller offers benefits in this regard as it does provide a linear transfer function through its pulse width modulation scheme. Therefore, experimental techniques can be used to simply confirm proper operation of the power switches and output filter.

With a linear output stage, conventional feedback analysis can be used to define the best equalizing network achieving a compromise between stability and fast response. In some cases it may even be desirable to provide separate signal paths for these two parameters but thus, too, can be adapted to the SG1524 controller with a minimum of external circuitry.

Obviously, no recipes for optimum performance have been provided herein. Only a few directions which, it is hoped, will point the way toward the development of specific solutions for specific applications.

## REFERENCES

- (1) Unitrode Corporation, "Switching Regulator Design Guide," Unitrode Publication No. U-68, 1974


- (2) R. A. Mammano, "Simplifying Converter Design with A New Integrated Circuit Regulating P.W.M.," Powercon 3 Proceedings, June, 1976
- (3) F. C. Lee, Y. Yu, and J. E. Triner, "Modeling of Switching Regulator Power Stages With and Without Zero Inductor Current Dwell Time," IEEE P.E.S.C., Record, 1976
- (4) A. Capel, J. G. Ferrante, and R. Prajuuk, "State Variable Stability Analysis of Multi-Loop PWM Controlled Regulator in Light and Heavy Mode," IEEE P.E.S.C., Record, 1975
- (5) Y. Yu, J. Bless, and A. Schoenfeld, "The Application of Standardized Control and Interface Circuits to Three DC to DC Power Converters," IEEE P.E.S.C., Record, 1973
- (6) R. D. Middlebrook and S. Cuk, "A General Unified Approach to Modeling Switch Converter Power Stages," IEEE P.E.S.C., Record, June 1976
- (7) J. Graeme, G. Tobey, "Operational Amplifiers, Design and Applications," McGraw Hill Publishing Co., 1971
- (8) D. E. Nelson and N. O. Sokal, "Improving Load and Line Transient Response of Switching Regulators by Feed Forward Techniques," Powercon 2 Proceedings, 1975

# Package Outlines


## SILICON GENERAL PACKAGE RATINGS

Package Type	Thermal Resistance (°C/W)				Power Dissipation (mW)	Derate above 25°C (mW/°C)
	$\theta_{JC}$		$\theta_{JA}$			
	Typ.	Max.	Typ.	Max.		
K (TO-3)	3.0	5.5	35	45	4300	30
P (TO-220)	3.0	5.0	60	65	2000	16
R (TO-66)	5.0	6.0	40	50	3000	24
T (TO-39)	15	25	120	185	1000	6.7
T (TO-99)	25	40	150	190	680	5.4
T (TO-96)	25	40	130	165	800	6.8
T (TO-100)	25	40	150	190	680	5.4
T (TO-101)	25	40	150	190	680	5.4
J (16-pin)	45	60	80	110	1000	6.7
J (14-pin)	45	60	80	110	1000	6.7
Y (8-pin)	50	60	125	150	800	8
N (16-pin)	50	60	130	150	600	6.0
N (14-pin)	50	60	130	150	600	6.0
M (8-pin)	50	60	160	190	400	4.0
F (10-pin)	40	60	170	190	500	3.3

## PLASTIC PACKAGES




## POWER PACKAGES




# Package Outlines


## CERAMIC PACKAGES



Y-PACKAGE  
8-PIN CERDIP




J-PACKAGE  
14-PIN CERDIP




J-PACKAGE  
16-PIN CERDIP


## METAL CANS




T-PACKAGE  
TO-39




T-PACKAGE  
TO-99



T-PACKAGE  
TO-100











T-PACKAGE  
TO-101



T-PACKAGE  
TO-96



# INDUSTRY PACKAGE CROSS-REFERENCE

		Silicon General	NSC	Signetics	Fairchild	Motorola	TI	RCA	AMD	Raytheon
	Plastic DIP 8-Lead	M	N	V A	T	P	P	E	PC	N DN DP
	14 and 16-Lead	N		B	P	P	N	E	PC	MP
 (Package 26)	TO-220	P	T	U	U		KC			
	Low Temperature Glass Hermetic Flat Pack	F	W		F	F	W		FM	
	TO-66 3 and 9-Lead	R				R				R
	Glass/Metal Flat-Pack	F	F	Q	F	F	F, S	K	F	J, F, Q
	TO-5, TO-39, TO-96, TO-99, TO-100 and TO-101	T	H	T, K, L, DB	H	G	L	S*, V1**	H	T, H
	Low Temperature Ceramic DIP 8-Lead	Y	J		R					DC
	14 and 16-Lead	J		F	D	L	J	-	-	DD
	(Steel)	K	K					K		K,
	(Aluminum)		KC	DA	K	K	K			LK, TK

# Distributors

## ALABAMA

**Powell Electronics**  
700 Arcadia Circle  
Huntsville, Alabama 35801  
(205) 539-2731  
TWX: 810-726-2231

## ARIZONA

**Kachina Electronics**  
1425 North 27th Lane  
Phoenix, Arizona 85009  
(602) 269-6201

**R. V. Weatherford**  
3355 W. Earl Drive  
Phoenix, Arizona 85017  
(602) 272-7144  
TWX: 910-951-0636

## CALIFORNIA (Northern)

**Diplomat West**  
1118 Elko Drive  
Sunnyvale, California 94086  
(408) 734-1900

**Intermark Electronics**  
1020 Stewart Drive  
Sunnyvale, California 94086  
(408) 738-1111

**P. H. Components**  
2255 Martin Avenue, Suite E  
Santa Clara, California 95050  
(408) 244-8424  
TWX: 910-338-0587

**Western Microtechnology**  
977 Benicia Ave.  
Sunnyvale, California 94086  
(408) 737-1660

## CALIFORNIA (Southern)

**Intermark Electronics**  
1082 E. Carnegie  
Santa Ana, California 92705  
(714) 540-1322

**Intermark Electronics**  
4040 Sorrento Valley Road  
San Diego, California 92121  
(714) 279-5200

**Semicomp**  
3185 Airway Avenue "A"  
Costa Mesa, California 92626  
(714) 549-8600  
TWX: 910-595-1572

**Jaco Electronics**  
21201 Oxnard Street  
Woodland Hills, California 91364  
(213) 884-4560  
TWX: 910-494-4917

**R. V. Weatherford**  
1550 Babbitt Avenue  
Anaheim, California 92805  
(714) 547-0891  
TWX: 910-593-1334

**R. V. Weatherford**  
6921 San Fernando Road  
Glendale, California 91201  
(213) 849-3451  
TWX: 910-498-2223

**R. V. Weatherford**  
1095 East 3rd Street  
Pomona, California 91766  
(714) 623-1261  
(213) 966-8461  
TWX: 910-581-3811

**R. V. Weatherford**  
7872 Raytheon Road  
San Diego, California 92111  
(714) 278-7400  
TWX: 910-335-1570

## COLORADO

**R. V. Weatherford**  
3906 S. Mariposa  
Englewood, Colorado 80110  
(303) 761-5432  
TWX: 910-933-0173

## CONNECTICUT

**J. V. Electronics**  
690 Main Street  
East Haven, Connecticut 06152  
(203) 469-2321

## FLORIDA

**Diplomat/Southland**  
2120 Calumet Street  
Clearwater, Florida 33515  
(813) 443-4514

**Powell Electronics**  
1744 N. W. 69th Avenue  
Miami Springs, Florida 33166  
(305) 592-3260  
TWX: 810-848-8040

## ILLINOIS

**R. M. Electronics**  
47 Chestnut Lane  
Westmont, Illinois 60599  
(312) 323-9670

**Diplomat/Lakeland**  
2451 Brickvale Drive  
Elk Grove Village, Illinois 60007  
(312) 595-1000

**Newark Electronics**  
500 N. Pulski Road  
Chicago, Illinois 60624  
(312) 638-4411  
TWX: 910-221-0288

## INDIANA

**Sheridan Sales**  
8790 Purdue Road  
Indianapolis, Indiana 46268  
(317) 297-3146

## IOWA

**Deeco**  
2500 16th Avenue, S.W.  
Cedar Rapids, Iowa 52406  
(319) 365-7551  
TWX: 910-525-1332

## MARYLAND

**Powell Electronics**  
10728 Hanna Street  
Beltsville, Maryland 20705  
(301) 937-4030  
TWX: 710-828-9710

**Technico Inc.**  
9130 Red Branch Road  
Columbia, Maryland 21045  
(301) 461-2200

## MASSACHUSETTS

**Diplomat/IPC**  
559 East Street  
Chicopee Falls, Mass. 01020  
(413) 592-9441

**Diplomat/New England, Inc.**  
Kuniholm Drive  
Holliston, Massachusetts 01746  
(617) 429-4120

**Gerber Electronics**  
852 Providence Highway  
Dedham, Massachusetts 02626  
(617) 328-2400  
TWX: 710-394-0634

**Green-Shaw Company**  
70 Bridge Street  
Newton, Massachusetts 02195  
(617) 969-8900  
TLX: 92-2498

## MICHIGAN

**Diplomat/Northland**  
32708 W. 8 Mile Road  
Farmington, Michigan 48024  
(313) 477-3200

**Sheridan Sales**  
P. O. Box 529  
Farmington, Michigan 48024  
(313) 477-3800

## MINNESOTA

**Diplomat/Electro-Cor**  
3816 Chandler Drive  
Minneapolis, Minnesota 55421  
(612) 788-8601

**Industrial Components**  
5280 West 74th Street  
Edina, Minnesota 55435  
(612) 831-2666  
TWX: 910-576-3153

## MISSOURI

**Diplomat, Inc.**  
2725 Mercantile Drive  
St. Louis, Missouri 63144  
(314) 645-8550

**Olive Industrial Elect.**  
9910 Page Blvd.  
St. Louis, Missouri 63132  
(314) 426-4500  
TWX: 910-763-0720

**Sheridan Sales**  
P. O. Box 677  
Florissant, Missouri 63033  
(314) 837-5200

## NEW JERSEY

**Diplomat/IPC**  
490 S. Riverview Road  
Totowa, New Jersey 07512  
(201) 785-1830

## NEW MEXICO

Contact Factory

## NEW YORK

**Diplomat Electronics**  
303 Crossways Park Drive  
Woodbury, New York 11797  
(516) 921-9373  
TLX: 14-4678

**Summit Electronics**  
916 Main Street  
Buffalo, New York 14202  
(716) 884-3450  
TWX: 710-522-1692

**Summit Electronics**  
292 Commerce Drive  
Rochester, New York 14623  
(716) 334-8110

**Zeus Components Inc.**  
500 Executive Blvd.  
Elmsford, New York 10523  
(914) 592-4120  
TWX: 710-567-1248

## OHIO

**Sheridan Sales**  
23224 Commerce Park Road  
Beachwood, Ohio 44122  
(216) 831-0130

**Sheridan Sales**  
P. O. Box 37826  
Cincinnati, Ohio 45222  
(513) 761-5432

**Sheridan Sales**  
2501 Neff Avenue  
Dayton, Ohio 45414  
(513) 223-3332

## OREGON

**Parrott Electronics, Inc.**  
7910 S.W. Cirrus Drive  
Beaverton, Oregon 97005  
(503) 641-3355  
TWX: 910-467-8720

## PENNSYLVANIA

**Powell Electronics**  
South Island Road  
Philadelphia, Pennsylvania 19101  
(215) 365-1900  
TWX: 710-670-0465

**Sheridan Sales**  
1717 Penn Avenue, Suite 5009  
Pittsburgh, Pennsylvania 15221  
(412) 244-1640

## TEXAS

**Harrison Equipment**  
1616 McGowen  
Houston, Texas 77004  
(713) 652-4750  
TWX: 910-881-2601

**Quality Components**  
300 Huntland, Suite 236  
Austin, Texas 78752  
(512) 458-4181

**Quality Components**  
13628 Neutron Road  
Dallas, Texas 75240  
(214) 387-4949

**Quality Components**  
6126 Westline  
Houston, Texas 77036  
(713) 789-9320

**R. V. Weatherford**  
10836 Grissom Lane  
Dallas, Texas 75229  
(214) 243-1571  
TWX: 910-860-5544

**R. V. Weatherford**  
3500 W. T.C. Jester Blvd.  
Houston, Texas 77018  
(713) 688-7406  
TWX: 910-881-6222

## UTAH

**Diplomat/Alta**  
3007 South West Temple  
Salt Lake City, Utah 84115  
(801) 486-7227

## WASHINGTON

**R. V. Weatherford**  
541 Industry Drive  
Seattle, Washington 98188  
(206) 243-6340  
TWX: 910-444-2270

## WISCONSIN

**Marsh Electronics**  
1536 So. 101st Street  
Milwaukee, Wisconsin 53214  
(414) 475-6000  
TWX: 910-262-3322

## CANADA

**Future Electronics Corp.**  
44 Fasken Drive, Unit 24  
Rexdale, Ontario  
(416) 677-7820

**Future Electronics Corp**  
5647 Ferrier Street  
Montreal, Quebec  
(514) 735-5775  
TWX: 610-421-3251

**Intek Electronics Ltd.**  
7204 Main Street  
Vancouver, B.C. V5X3J4  
(604) 324-6831  
TWX: 610-922-5032

# REPRESENTATIVES

## ALABAMA

Contact Factory

## ALASKA

Contact Factory

## ARIZONA

**Q. T. Wiles & Associates**  
3101 E. Shea Blvd., Ste. 219  
Phoenix, AZ 85028  
(602) 971-6250  
TWX 910-950-1199

## ARKANSAS

**West Associates**  
13608 Midway, Suite 103  
Dallas, TX 75241  
(214) 661-9400  
(910) 860-5433

## CALIFORNIA (Northern)

**Brooks Technical Group**  
2465 E. Bayshore Road  
Palo Alto, CA 94303  
(415) 328-3232  
TWX 910-373-1198

## CALIFORNIA (Southern)

**Q. T. Wiles & Associates**  
11340 W. Olympic Blvd., #355  
Los Angeles, CA 90064  
(213) 478-0183  
TWX 910-342-6997

**Q. T. Wiles & Associates**  
17632 Irvine Blvd., #D  
Tustin, CA 92680  
(714) 832-4952

## COLORADO

**D-Z Associates, Inc.**  
70 W. 6th Ave., No. 109  
Denver, CO 80204  
(303) 534-3649  
Tlx: 45-720

## CONNECTICUT

**Bell Controls**  
111 Lock Street  
Nashua, NH 03060  
(603) 882-6984  
TWX 910-228-6753

## DELAWARE

**Conroy Sales**  
26 W. Pennsylvania Ave.  
Baltimore, MD 21204  
(301) 296-2444

## DISTRICT OF COLUMBIA

**Conroy Sales**  
26 W. Pennsylvania Ave.  
Baltimore, MD 21204  
(301) 296-2444

## FLORIDA

**H. H. P.**  
1651 W. McNab Road  
Ft. Lauderdale, FL 33309  
(305) 971-5750  
TWX 510-956-9402

**H. H. P.**  
139 Candace Drive  
Maitland, FL 32751  
(305) 831-2474  
TWX 810-853-0256

## GEORGIA

Contact Factory

## HAWAII

**Brooks Technical Group**  
2465 E. Bayshore Road  
Palo Alto, CA 94303  
(415) 328-3232  
TWX 910-373-1198

## IDAHO

**N. R. Schultz Company**  
P.O. Box 156  
Beaverton, OR 97005  
(503) 643-1644  
TWX 910-467-8707

## ILLINOIS

**The John G. Twist Co.**  
1301 Higgins Road  
Elk Grove Village, IL 60007  
(312) 593-0200  
TWX 910-222-0433

## INDIANA

**SAI Marketing Corp.**  
2420 Burton Dr., S. E.  
Grand Rapids, MI 49506  
(616) 942-2504  
TWX 810-242-1518

## IOWA

**S & O Sales**  
P.O. Box 667  
Cedar Rapids, IA 52406  
(319) 393-1845  
TWX 910-525-1317

## KANSAS

**The John G. Twist Co.**  
3500 West 75th Street  
Prairie Village, KS 66208  
(913) 236-4646  
TWX 910-743-6843

**The John G. Twist Co.**  
260 No. Rock Rd., 240  
Wichita, KS 67220  
(316) 686-6685  
TWX 910-741-6874

## KENTUCKY

**SAI Marketing Corp.**  
35 Compark Road  
Centerville, OH 45459  
(513) 435-3181  
TWX 810-459-1647

## LOUISIANA

**West Associates**  
13608 Midway, Suite 103  
Dallas, TX 75241  
(214) 661-9400  
(910) 860-5433

## MAINE

**Bell Controls**  
111 Lock Street  
Nashua, NH 03060  
(603) 882-6984  
TWX 710-228-6753

## MARYLAND

**Conroy Sales**  
26 W. Pennsylvania Ave.  
Baltimore, MD 21204  
(301) 296-2444

## MASSACHUSETTS

**Bell Controls**  
111 Lock Street  
Nashua, NH 03060  
(603) 882-6984  
TWX 710-228-6753

## MICHIGAN

**SAI Marketing Corp.**  
P. O. Box N  
Brighton, MI 48116  
(313) 227-1786  
TWX 810-242-1518

**SAI Marketing Corp.**  
2420 Burton Dr., S. E.  
Grand Rapids, MI 49506  
(616) 942-2504  
TWX 810-242-1518

## MINNESOTA

**Comstrand**  
6279 University Ave.  
Minneapolis, MN 55432  
(612) 571-0000  
TWX 910-576-0924

## MISSISSIPPI

Contact Factory

## MISSOURI

**The John G. Twist Co.**  
677 Craig Road  
St. Louis, MO 63141  
(314) 432-2830  
TWX 910-764-0823

## NEBRASKA

**The John G. Twist Co.**  
3100 N. 14th Street  
Lincoln, NB 68521  
(402) 474-5151

## NEVADA (Clark County only)

**Q. T. Wiles & Associates**  
3101 E. Shea Blvd., Ste. 219  
Phoenix, AZ 85028  
(602) 971-6250  
TWX 910-950-1199

## NEVADA (Except Clark County)

**Brooks Technical Group**  
2465 E. Bayshore Road  
Palo Alto, CA 94303  
(415) 328-3232  
TWX 910-373-1198

## NEW HAMPSHIRE

**Bell Controls**  
111 Lock Street  
Nashua, NH 03060  
(603) 882-6984  
TWX 710-228-6753

## NEW JERSEY

**R. T. Reid Associates, Inc.**  
705 Cedar Lane  
Teaneck, NJ 07666  
(201) 692-0200  
TWX 710-390-5086

## NEW MEXICO

Contact Factory

## NEW YORK (Except NYC)

**Ontac Electronic Marketing**  
474 Thurston Road  
Rochester, NY 14619  
(716) 464-8636  
TWX 510-253-3841

## NEW YORK CITY

**R. T. Reid Associates, Inc.**  
705 Cedar Lane  
Teaneck, NJ 07666  
(201) 692-0200  
TWX 710-990-5086

## NORTH CAROLINA

**Component Sales**  
P.O. Box 18821  
Raleigh, NC 27609  
(919) 782-8433  
TWX 510-928-0513

## NORTH DAKOTA

**Comstrand**  
6279 University Ave.  
Minneapolis, MN 55432  
(612) 571-0000  
TWX 910-576-0924

## OHIO

**SAI Marketing Corp.**  
3 Commerce Park Bldg., Ste. 140H  
Beachwood, OH 44122  
(216) 292-2982  
TWX 810-427-9443

**SAI Marketing Corp.**  
35 Compark Road  
Centerville, OH 45459  
(513) 435-3181  
TWX 810-459-1647

## OKLAHOMA

**West Associates**  
13608 Midway, Suite 103  
Dallas, TX 75241  
(214) 661-9400  
(910) 860-5433

## OREGON

**N. R. Schultz Company**  
P.O. Box 156  
Beaverton, OR 97005  
(503) 643-1644  
TWX 910-467-8707

## PENNSYLVANIA (Eastern)

**Conroy Sales**  
26 W. Pennsylvania Ave.  
Baltimore, MD 21204  
(301) 296-2444

## PENNSYLVANIA (Western)

**SAI Marketing Corp.**  
1050 Freeport Road  
Pittsburgh, PA 15238  
(412) 782-5120  
TWX 810-427-9443

# REPRESENTATIVES

## RHODE ISLAND

**Bell Controls**  
111 Lock Street  
Nashua, NH 03060  
(603) 882-6984  
TWX 710-228-6753

## SOUTH CAROLINA

**Component Sales**  
P. O. Box 18821  
Raleigh, NC 27609  
(919) 782-8433  
TWX 510-928-0513

## SOUTH DAKOTA

**Comstrand**  
6279 University Ave.  
Minneapolis, MN 55432  
(612) 571-0000  
TWX 910-576-0924

## TENNESSEE

**Component Sales**  
P. O. Box 18821  
Raleigh, NC 27609  
(919) 782-8433  
TWX 510-928-0513

## TEXAS

**West Associates**  
13608 Midway, Suite 103  
Dallas, TX 75241  
(214) 661-9400  
(910) 860-5433

## UTAH

**D-Z Associates, Inc.**  
70 W. 6th Ave., No. 109  
Denver, CO 80204  
(303) 534-3649  
Tlx: 45-720

## VERMONT

**Bell Controls**  
111 Lock Street  
Nashua, NH 03060  
(603) 882-6984  
TWX 710-228-6753

## VIRGINIA

**Conroy Sales**  
26 W. Pennsylvania Ave.  
Baltimore, MD 21204  
(301) 296-2444

## WASHINGTON

**N. R. Schultz**  
P. O. Box 159  
Bellevue, WA 98009  
(206) 454-0300  
TWX 910-443-2329

## WEST VIRGINIA

**SAI Marketing Corp.**  
3 Commerce Park Bldg., Ste. 140H  
Beschwood, OH 44122  
(216) 292-2982  
TWX 810-427-9443

## WISCONSIN (Northern)

**Comstrand**  
6279 University Ave.  
Minneapolis, MN 55432  
(612) 571-0000  
TWX 910-576-0924

## WISCONSIN (Southern)

**The John G. Twist Co.**  
909 No. Mayfair Road  
Wauwatosa, WI 53226  
(414) 475-7755  
TWX 910-262-1185

## WYOMING

**D-Z Associates, Inc.**  
70 W. 6th Ave., No. 109  
Denver, CO 80204  
(303) 534-3649  
Tlx: 45-720

## FOREIGN

### AUSTRALIA

**A. J. Ferguson**  
(Adelaide) Pty. Ltd.  
44 Prospect Road  
Prospect, S. Australia 5082  
Tel: 51-6895  
Tlx: 82635

### AUSTRIA

**Bacher GMBH**  
A1120 Wien  
Meidlinger Hauptstrasse 78  
Tel: 93-0143

### BELGIUM

**Sotronic N. V.**  
Rus Pere De Deken 14  
Pater De Deken Straat 14  
1040 Brussels  
Tel: 02/7361007  
Tlx: 846-21420

### CANADA (Except B. C.)

**RFQ Limited**  
385 The West Mall, 209  
Etobicoke, Ontario M9C1E7  
Tel: (416) 626-1445  
TWX 610-492-2540

### RFQ Limited

P. O. Box 213  
Dollard Des Ormeaux  
Quebec H9G2H8  
(514) 626-8324

### CANADA (B. C. only)

**N. R. Schultz**  
P. O. Box 159  
Bellevue, WA 98009  
(206) 454-0300  
TWX 910-443-2329

## DENMARK

**E. V. Johanssen Elektronik**  
15 Titangade  
DK-2200  
Copenhagen N  
Tel: (01) 105622  
Tlx: 885-16522

## FINLAND

**Hilvonen Technical Products**  
P. O. Box 201  
00251 Helsinki 25  
Tel: (90) 440082  
Tlx: 12-1886

## FRANCE

**Radio Equipments-Antares**  
Boite Postale No. 5  
92301 Levallois-Perret  
Paris, France  
Tel: 758-11-11  
Tlx: 842-620630

## GERMANY

**Neumuller GMBH**  
8021 Munchen/Taufkirchen  
Eschenstr. 2  
Tel: 089/6118-1  
Tlx: 5-22106

## INDIA

**Zenith Electronics**  
541, Panchnatra  
Mama Parmanand Marg.  
Bombay-400 004  
Tel: 384214  
Tlx: 011-3152

## ISRAEL

**Talvitron Electronics Ltd.**  
P.O.B. 21104  
9, Biltmor Street  
Tel Aviv, Israel  
Tel: 44-45-72  
Tlx: VITKO 03-3400

## ITALY

**I.S.A.B. Spa.**  
20125 Milano  
Via Achille Bizzoni 2  
Italy  
Tel: 68-86-306  
Tlx: 36655

## NORWAY

**Henaco**  
Okern Torgvei 13  
Boks 248  
Okern, Oslo 5, Norway  
Tel: 15-75-60  
Tlx: 16716 HENACN

## JAPAN

**Hakuto Co. Ltd.**  
C.P.O. Box 25  
Tokyo 100-91, Japan  
Tel: 03-502-2211  
Tlx: J 22912A

## SOUTH AFRICA

**Electronic Bldg. Elements**  
South Africa (Pty) Ltd.  
P.O. Box 4609  
Pretoria, S.A.  
Tel: 78-9221  
Tlx: 960-440181

## SWEDEN

**Svensk Teleindustri AB**  
Box 502  
S-16205 Vallingby 5  
Sweden  
Tel: 08-91-04-40  
Tlx: 11043

## SWITZERLAND

**Dimos AG**  
Badenerstrasse 701  
CH8048 Zurich  
Tel: 01-626-140  
Tlx: 855/52028

## UNITED KINGDOM

**REL Equipment & Components**  
Croft House, Bancroft, Hitchin  
Hertfordshire SG51BU  
Tel: Hitchin 0462-50551  
Tlx: 82431

# POWER SUPPLY OUTPUT SUPERVISORY CIRCUIT

SG1543 / SG2543 / SG3543

## ADVANCE DATA

Performance data described herein represent design goals.  
Final device specifications are subject to change.

### DESCRIPTION

This monolithic integrated circuit contains all the functions necessary to monitor and control the output of a sophisticated power supply system. Over-voltage (O.V.) sensing with provision to trigger an external SCR "crowbar" shutdown; and under-voltage (U.V.) circuit which can be used to monitor either the output or to sample the input line voltage; and a third op amp/comparator usable for current sensing (C.L.) are all included in this IC, together with an independent, accurate reference generator.

Both over and under voltage sensing circuits can be externally programmed for minimum time duration of fault before triggering. All functions contain open collector outputs which can be used independently or wire-or'ed together, and although the SCR trigger is directly connected only to the over voltage sensing circuit, it may be optionally activated by any of the other outputs, or the outputs from additional external comparators like the SG139/239/339 for multiple-output monitoring. The O.V. circuit also includes an optional latch and external reset capability.

The current sense circuit may be used with external compensation as a linear amplifier or as a high-gain comparator. Although nominally set for zero input offset, a fixed threshold may be added with an external resistor. Instead of current limiting, this circuit may also be used as an additional voltage monitor.


The reference generator circuit is internally trimmed to eliminate the need for external potentiometers and the entire circuit may be powered directly from either the output being monitored or from a separate bias voltage.

The SG1543 is specified for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , while the SG2543 and SG3543 are designed for commercial applications of  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .


### FEATURES

- Over-voltage, under-voltage, and current sensing circuits all included
- Reference voltage trimmed to 1% accuracy
- SCR "Crowbar" drive of 200 mA
- Programmable time delays
- Open-collector outputs and remote activation capability
- Total standby current less than 10 mA

### CHIP LAYOUT




### BLOCK DIAGRAM



### CONNECTION DIAGRAM

TO-116 CERDIP PACKAGE



**POWER SUPPLY OUTPUT SUPERVISORY CIRCUIT**

**SG1543 / SG2543 / SG3543**

**ABSOLUTE MAXIMUM RATINGS**

Input Supply Voltage	40V	Operating Temperature Range	
Sense Inputs	$V_{IN} - 1.5V$	SG1543	-55°C to +125°C
SCR Trigger Current	300 mA	SG2543/3543	0°C to +70°C
Indicator Output Voltage	40V	Storage Temperature Range	-65°C to +150°C
Indicator Output Sink Current	50 mA		
Power Dissipation (Package Limitation)	1000 mW		
Derate Above 25°C	8.0 mW/°C		


**ELECTRICAL CHARACTERISTICS**

(Unless otherwise stated, this specifications apply for  $T_J = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the SG1543 and  $0^\circ$  to  $+70^\circ\text{C}$  for the SG2543 and SG3543; and for  $V_{IN} = 5$  Volts to 15 Volts.)


PARAMETER	CONDITIONS	SG1543/2543			SG3543			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Voltage	$T_A = 25^\circ\text{C}$	4.5	—	40	4.5	—	40	Volts
Supply Current	$V_{IN} = 40V$ , Outputs Open	—		10	—		10	mA
<b>REFERENCE SECTION (pin 15)</b>								
Output Voltage	$V_{IN} = 10V$ , $T_J = 25^\circ\text{C}$	2.48	2.50	2.52	2.48	2.50	2.52	Volts
Output Voltage		2.45	—	2.55	2.45	—	2.55	Volts
Line Regulation	$V_{IN} = 5$ to 30V	—		10	—		10	mV
Load Regulation	$I_{REF} = 0$ to 10 mA	—		10	—		10	mV
Short Circuit Current	$V_{REF} = 0$	12		25	12		25	mA
<b>SCR TRIGGER SECTION (Pins 1, 2, 3)</b>								
Peak Output Current	$V_O = 0$	100	200	300	100	200	300	mA
Peak Output Voltage	$I_O = 100$ mA	$(V_{IN}-2V)$	—	—	$(V_{IN}-2V)$	—	—	Volts
Output Off Voltage	$V_{IN} = 40V$	—	0	0.1	—	0	0.1	Volts
Propagation Delay	$V_{IN} = 10V$ , $V_{OD} = 100$ mV							$\mu\text{S}$
Output Current Rise Time	$I_O = 100$ mA, $T_J = 25^\circ\text{C}$							mA/ $\mu\text{S}$
Remote Activate Current	$V_{IN} = 15V$ , Pin 2 = 0V		0.5			0.5		mA
Remote Activate Voltage	Pin 2 Open	0.5		6	0.5		6	Volts
Reset Current	$V_{IN} = 15V$ , Pin 3 = 0V		0.5			0.5		mA
Reset Voltage	Pin 3 Open, Pin 2 = 0V	0.5		6	0.5		6	mA
<b>COMPARATOR SECTION (Pins 6, 7, 10, 11)</b>								
Input Voltage Range		0	—	$(V_{IN}-1.5)$	0	—	$(V_{IN}-1.5)$	Volts
Input Offset Voltage	$R_S = 0$	—	5	—	—	5	—	mV
C.L. Offset Adj.	10k $\Omega$ from Pin 12-14		50			50		mV
Input Bias Current		—	100		—	100		nA
Delay Charging Current			200			200		$\mu\text{A}$
Ind. Output Leakage Current	$V_O = 30V$	—		100			100	nA
Ind. Output Saturation Voltage	$I_O = -10$ mA	—	0.2	0.4	—	0.2	0.4	Volts
Current Limit $\Delta V_{OL}$	$R_O = 2k$ to $V_{IN}$	—	10	—	—	10	—	V/mV
Propagation Delay (OV/UV)	$V_{IN} @ 10V$ , $T_J = 25^\circ\text{C}$ $V_{\text{overdrive}} = 100$ mV	—	—	—	—	—	—	$\mu\text{S}$
Propagation Delay (C.L.)	$R_O = 2k$ to $V_{IN}$ , $T_J = 25^\circ\text{C}$	—	—	—	—	—	—	$\mu\text{S}$

# APPLICATIONS


## TYPICAL APPLICATION




## SENSING MULTIPLE SUPPLY VOLTAGES



## INPUT LINE MONITOR



## OVERCURRENT SHUTDOWN



# PRECISION 2.5 VOLT REFERENCE

## SG1503 / SG2503 / SG3503

### DESCRIPTION

This monolithic integrated circuit is a fully self-contained precision voltage reference generator, internally trimmed for  $\pm 1\%$  accuracy. Requiring less than 2 mA in quiescent current, this device can deliver in excess of 10 mA with total load and line induced tolerances of less than 0.5%. In addition to voltage accuracy, internal trimming achieves a temperature coefficient of output voltage of typically 10 ppm/ $^{\circ}\text{C}$ . As a result, these references are excellent choices for application to critical instrumentation and D to A converter systems. The SG1503 is specified for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , while the SG2503 and SG3503 are designed for commercial applications of  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .

### FEATURES


- Output voltage trimmed to  $\pm 1\%$
- Input voltage range of 4.5 to 40V
- Temperature coefficient of 10 ppm/ $^{\circ}\text{C}$
- Quiescent current typically 1.5 mA
- Output current in excess of 10 mA
- Interchangeable with MC1503 and AD580

### ABSOLUTE MAXIMUM RATINGS


Input Voltage	4.5 – 40V	Operating Temperature Range	
Power Dissipation	600 mW	SG1503	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Derate Over $25^{\circ}\text{C}$	4.8 mW/ $^{\circ}\text{C}$	SG2503/3503	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$
		Storage Temperature Range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$

### CONNECTION DIAGRAMS

CHIP LAYOUT




M or Y PACKAGE  
MINIDIP



TOP VIEWS

T-PACKAGE  
TO-39





# PRECISION 2.5 VOLT REFERENCE


## SG1503 / SG2503 / SG3503

### ELECTRICAL CHARACTERISTICS


(Input Voltage = 15V,  $I_L = 0$  mA,  $T_A$  = Operating Temperature Range unless otherwise stated.)

PARAMETER	TEST CONDITIONS	SG1503/2503			SG3503			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T_A = 25^\circ\text{C}$	2.485	2.50	2.515	2.475	2.50	2.525	Volts
Input Voltage Range	$T_A = 25^\circ\text{C}$	4.5	—	40	4.5	—	40	Volts
Input Voltage Range	Over Operating Temperature	4.7	—	40	4.7	—	40	Volts
Line Regulation	$V_{IN} = 5$ to $15\text{V}$	—	1	3	—	1	3	mV
Line Regulation	$V_{IN} = 15$ to $40\text{V}$	—	3	5	—	3	10	mV
Load Regulation	$\Delta I_L = 10$ mA	—	3	5	—	3	10	mV
Load Regulation	$\Delta I_L = 10$ mA, $V_{IN} = 30\text{V}$	—	4	8	—	4	15	mV
Temperature Regulation	$-55^\circ$ to $+125^\circ\text{C}$	—	15	20	—	—	—	mV
Temperature Regulation	$0^\circ\text{C}$ to $+70^\circ\text{C}$	—	2.5	5	—	5	10	mV
Quiescent Current	$V_{IN} = 40\text{V}$	—	1.5	2.0	—	1.5	2.0	mA
Short Circuit Current		15	20	30	15	20	30	mA
Ripple Rejection	$f = 120$ Hz, $T_A = 25^\circ\text{C}$	—	76	—	—	76	—	dB
Output Noise	B.W. = 10 kHz, $T_A = 25^\circ\text{C}$	—	100	—	—	100	—	$\mu\text{V}_{\text{rms}}$
Stability		—	250	—	—	250	—	$\mu\text{V}/\text{kHr}$

OUTPUT VOLTAGE vs. TEMPERATURE



RIPPLE REJECTION



**SILICON GENERAL**

Data subject to change without notice.

MAIL TO ►

This catalog belongs to:

**SILICON GENERAL**

**THE IC REGULATOR LEADER**

11651 Monarch Street • Garden Grove, CA 92641 • (714) 892-5531 • TWX: 910-596-1804 • Telex: 69-2411