

# Precision Analog Microcontroller 12-Bit ADCs and DACs, ARM7TDMI® Core

# **Silicon Anomaly List**

# ADuC7019/ADuC702x

This anomaly list describes the known bugs, anomalies, and workarounds for the ADuC7019/ADuC702x MicroConverter\*. The anomalies listed apply to all ADuC7019/ADuC702x packaged material branded as follows:

First Line ADuC7019 or ADuC702x (where: x = 0 to 8)

Third Line 131 (revision identifier)

or

Third Line 151 (revision identifier)

Analog Devices, Inc. is committed, through future silicon revisions, to continuously improve silicon functionality. Analog Devices tries to ensure that these future silicon revisions remain compatible with your present software/systems by implementing the recommended workarounds outlined here.

### **ADuC7019/ADuC702x FUNCTIONALITY ISSUES**

| Silicon<br>Revision<br>Identifier | Kernel<br>Revision<br>Identifier | Chip Marking        | Silicon<br>Status | Anomaly Sheet | No. of Reported Anomalies |
|-----------------------------------|----------------------------------|---------------------|-------------------|---------------|---------------------------|
|                                   |                                  | All silicon branded | Release           | Rev. D        | 3                         |
|                                   |                                  | l31 or l51          |                   |               |                           |

# ADuC7019/ADuC702x

#### **ANOMALIES**

#### ADuC7019/ADuC702x Functionality Issues

#### 1. ADC Conversion Start Mode [er017]:

**Background:** ADCCON[2:0] allow the user to select one of six ADC conversion start modes of operation, namely:

• External pin (P2.0) triggered ADC conversion

• Timer1 overflow

Timer0 overflow

• Single software conversion

• Continuous software conversion

• PLA triggered ADC conversion

**Issue:** The active-low, external pin (P2.0) triggered conversion is always active, even if it is not selected via ADCCON[2:0].

This is the case if the function of P2.0 is configured as a CONV<sub>START</sub> input or if P2.0 is configured as any other function, for example, SOUT, PLAO[5], or GPIO. This means that if a falling edge is seen on P2.0, a single ADC conversion is triggered if ADCCON[7] is enabled. If an ADC conversion cycle is already in progress, this conversion stops, and a new

ADC conversion cycle begins in response to a falling edge on P2.0.

Workaround: Pending

**Related Issues:** ADCCON[7], the ADC enable conversion mode bit, is fully functional, allowing the user to disable any of the active

ADC conversion modes except continuous conversion (see the ADuC7019/7020/7021/7022/7024/7025/7026/7027

data sheet).

#### 2. I<sup>2</sup>C° Slave not Releasing the Bus [er021]:

Background: During a read from the master to the slave, if the slave's FIFO is empty, the slave should NACK the master's request.

Then it should release the bus, allowing the master to generate a STOP condition.

**Issue:** Following the generation of the NACK, the ADuC702x may not release the bus due to the generation of a FIFO transmit

empty interrupt.

**Workaround:** Following the generation of a transmit FIFO empty interrupt, the bus may be released by any of the following:

· Placing valid data in the transmit FIFO

• Placing dummy data in the transmit FIFO followed by a transmit FIFO flush

• Resetting the slave interface by disabling/enabling the slave

Related Issues: None.

#### 3. Access to Flash Address 0x0008F7FF Causes a Data Abort [er022]:

**Background:** The ADuC7019/702x devices contain either 32 kB or 62 kB of user accessible Flash memory.

Issue: On the 62 kB variants of the ADuC7019/702x devices, user accesses to Address 0x0008F7FF causes a data abort

exception error to occur.

**Workaround:** The last user Flash address byte (0x0008F7FF) should never be accessed by the user code.

Related Issues: None.

# SECTION 1. ADuC7019/ADuC702x FUNCTIONALITY ISSUES

| Reference Number | Description  | Status  |  |
|------------------|--|---------|--|
| er001            | External reference                                     | Fixed   |  |
| er002            | ADC wrap around  | Fixed   |  |
| er003            | Flash/EE controller                                    | Fixed   |  |
| er004            | Code execution, 1 kB boundary issue                    | Fixed   |  |
| er005            | Clocking system  | Fixed   |  |
| er006            | Wake-up timer operation                                | Fixed   |  |
| er007            | I <sup>2</sup> C transmit FIFO flush operation         | Fixed   |  |
| er008            | Use of I <sup>2</sup> C in master mode                 | Fixed   |  |
| er009            | Block interconnection in PLA peripheral                | Fixed   |  |
| er010            | Baud rate generation                                   | Fixed   |  |
| er011            | Temperature sensor operation                           | Fixed   |  |
| er012            | PLA clock source pins                                  | Fixed   |  |
| er013            | ADC power-up time                                      | Feature |  |
| er014            | PWM sync interrupt                                     | Fixed   |  |
| er015            | Watchdog timer operation                               | Fixed   |  |
| er016            | External memory bus operation                          | Fixed   |  |
| er017            | ADC conversion start mode                              | Open    |  |
| er018            | MMR default values                                     | Fixed   |  |
| er019            | On-chip loader's protection command                    | Fixed   |  |
| er020            | On-chip loader's write/verify commands                 | Fixed   |  |
| er021            | I <sup>2</sup> C slave not releasing the bus           | Open    |  |
| er022            | Access to Flash Address 0x0008F7FF causes a data abort | Open    |  |

# SECTION 2. ADuC7019/ADuC702x PERFORMANCE RELATED ISSUES

| Reference Number | Description                   | Status |
|------------------|-------------------------------|--------|
| pr001            | ADC linearity                 | Fixed  |
| pr002            | DAC gain error                | Fixed  |
| pr003            | Execution speed               | Fixed  |
| pr004            | Flash retention specification | Fixed  |

# SECTION 3. ADuC7019/ADuC702x SILICON FUTURE ENHANCEMENTS

| Reference Number | Description  | Status |
|------------------|--|--------|
| fe001            | I <sup>2</sup> C address matching                        | Fixed  |
| fe002            | I <sup>2</sup> C start and stop condition identification | Fixed  |
| fe003            | External clock input pin                                 | Fixed  |

**NOTES** 

