

Key to table	
{cond}	Refer to Table Condition Field {cond}
<Oprnd2>	Refer to Table Operand 2
<fields>	Refer to Table PSR fields
{S}	Updates condition flags if S present
C*, V*	Flag is unpredictable
x,y	B meaning half-register [15:0], or T meaning [31:16]
<immed_8r>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits
<immed_8*4>	A 10-bit constant, formed by left-shifting an 8-bit value by two bits
<a_mode2>	Refer to Table Addressing Mode 2
<a_mode2P>	Refer to Table Addressing Mode 2 (Post-indexed only)
<a_mode3>	Refer to Table Addressing Mode 3
<a_mode4L>	Refer to Table Addressing Mode 4 (Block load or Stack pop)
<a_mode4S>	Refer to Table Addressing Mode 4 (Block store or Stack push)
<reglist>	A comma-separated list of registers, enclosed in braces ({ and })
{!}	Updates base register after data transfer if ! present

Condition Field {cond}	
Mnemonic	Description
EQ	Equal
NE	Not Equal
CS/HS	Carry Set / Unsigned higher or same
CC/LO	Carry Clear / Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Signed greater than or equal
LT	Signed less than
GT	Signed greater than
LE	Signed less than or equal
AL	Always (normally omitted)

Operation	Assembler	S updates	Action	
Move	MOV {cond} {S} Rd, <Oprnd2> NOT MVN {cond} {S} Rd, <Oprnd2> MRS {cond} Rd, SPSR MRS {cond} Rd, CPSR MSR {cond} SPSR_<fields>, Rm MSR {cond} CPSR_<fields>, Rm MSR {cond} SPSR_<fields>, #<immed_8r> MSR {cond} CPSR_<fields>, #<immed_8r>	N Z C N Z C	Rd := Oprnd2 Rd := 0xFFFFFFFF EOR Oprnd2 Rd := SPSR Rd := CPSR SPSR := Rm (selected bytes only) CPSR := Rm (selected bytes only) SPSR := immed_8r (selected bytes only) CPSR := immed_8r (selected bytes only)	
Arithmetic	Add with carry Subtract with carry reverse subtract reverse subtract with carry Multiply accumulate unsigned long unsigned accumulate long signed long signed accumulate long	ADD {cond} {S} Rd, Rn, <Oprnd2> ADC {cond} {S} Rd, Rn, <Oprnd2> SUB {cond} {S} Rd, Rn, <Oprnd2> SBC {cond} {S} Rd, Rn, <Oprnd2> RSB {cond} {S} Rd, Rn, <Oprnd2> RSC {cond} {S} Rd, Rn, <Oprnd2> MUL {cond} {S} Rd, Rm, Rs MLA {cond} {S} Rd, Rm, Rs, Rn UMULL {cond} {S} RdLo, RdHi, Rm, Rs UMLAL {cond} {S} RdLo, RdHi, Rm, Rs SMULL {cond} {S} RdLo, RdHi, Rm, Rs SMLAL {cond} {S} RdLo, RdHi, Rm, Rs	N Z C V N Z C V N Z C V N Z C V N Z C V N Z C V N Z C V N Z C* N Z C* V* N Z C* V* N Z C* V* N Z C* V*	Rd := Rn + Oprnd2 Rd := Rn + Oprnd2 + Carry Rd := Rn - Oprnd2 Rd := Rn - Oprnd2 - NOT(Carry) Rd := Oprnd2 - Rn Rd := Oprnd2 - Rn - NOT(Carry) Rd := (Rm * Rs)[31:0] Rd := ((Rm * Rs) + Rn)[31:0] RdHi,RdLo := unsigned(Rm * Rs) RdHi,RdLo := unsigned(RdHi,RdLo + Rm * RdHi,RdLo := signed(Rm * Rs) RdHi,RdLo := signed(RdHi,RdLo + Rm * Rs)
Logical	Test Test equivalence AND EOR ORR Bit Clear No operation Shift/Rotate	TST {cond} Rn, <Oprnd2> TEQ {cond} Rn, <Oprnd2> AND {cond} {S} Rd, Rn, <Oprnd2> EOR {cond} {S} Rd, Rn, <Oprnd2> ORR {cond} {S} Rd, Rn, <Oprnd2> BIC {cond} {S} Rd, Rn, <Oprnd2> NOP	N Z C N Z C N Z C N Z C N Z C N Z C	Update CPSR flags on Rn AND Oprnd2 Update CPSR flags on Rn EOR Oprnd2 Rd := Rn AND Oprnd2 Rd := Rn EOR Oprnd2 Rd := Rn OR Oprnd2 Rd := Rn AND NOT Oprnd2 R0 := R0 See table operand 2
Compare	Compare negative	CMP {cond} Rn, <Oprnd2> CMN {cond} Rn, <Oprnd2>	N Z C V N Z C V	Update CPSR flags on Rn - Oprnd2 Update CPSR flags on Rn + Oprnd2

Operation		Assembler	Action	Notes
Branch	Branch with link and exchange	B{cond} label BL{cond} label BX{cond} Rm	R15 := label R14 := R15-4, R15 := label R15 := Rm, Change to Thumb if Rm[0] is 1	label must be within ±32Mb of current instruction. label must be within ±32Mb of current instruction.
Load	Word User mode privilege branch (and exchange) Byte User mode privilege Signed Halfword Signed	LDR{cond} Rd, <a_mode2> LDR{cond}T Rd, <a_mode2P> LDR{cond} R15, <a_mode2> LDR{cond}B Rd, <a_mode2> LDR{cond}BT Rd, <a_mode2P> LDR{cond}SB Rd, <a_mode3> LDR{cond}H Rd, <a_mode3> LDR{cond}SH Rd, <a_mode3>	Rd := [address] R15 := [address][31:1] Rd := ZeroExtend[byte from address] Rd := SignExtend[byte from address] Rd := ZeroExtend[halfword from address] Rd := SignExtend[halfword from address]	
Load multiple	Pop, or Block data load return (and exchange) and restore CPSR User mode registers	LDM{cond}<a_mode4L> Rd{!}, <reglist-pc> LDM{cond}<a_mode4L> Rd{!}, <reglist+pc> LDM{cond}<a_mode4L> Rd{!}, <reglist+pc>^ LDM{cond}<a_mode4L> Rd, <reglist-pc>^	Load list of registers from [Rd] Load registers, R15 := [address][31:1] Load registers, branch, CPSR := SPSR Load list of User mode registers from [Rd]	Use from exception modes only. Use from privileged modes only.
Store	Word User mode privilege Byte User mode privilege Halfword	STR{cond} Rd, <a_mode2> STR{cond}T Rd, <a_mode2P> STR{cond}B Rd, <a_mode2> STR{cond}BT Rd, <a_mode2P> STR{cond}H Rd, <a_mode3>	[address] := Rd [address] := Rd [address][7:0] := Rd[7:0] [address][7:0] := Rd[7:0] [address][15:0] := Rd[15:0]	
Store multiple	Push, or Block data store User mode registers	STM{cond}<a_mode4S> Rd{!}, <reglist> STM{cond}<a_mode4S> Rd{!}, <reglist>^	Store list of registers to [Rd] Store list of User mode registers to [Rd]	Use from privileged modes only.
Swap	Word Byte	SWP{cond} Rd, Rm, [Rn] SWP{cond}B Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rm[7:0], Rd := temp	
Software interrupt		SWI{cond} <immed_24>	Software interrupt processor exception	24-bit value encoded in instruction.

Addressing Mode 2 – Word and Unsigned Byte Data Transfer			
Pre-indexed	Immediate offset	[Rn, #+/-<immed_12>]{!}	Equivalent to [Rn,#0] Allowed shifts 0-31 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
	Zero offset	[Rn]	
	Register offset	[Rn, +/-Rm]{!}	
	Scaled register offset	[Rn, +/-Rm, LSL #<immed_5>]{!} [Rn, +/-Rm, LSR #<immed_5>]{!} [Rn, +/-Rm, ASR #<immed_5>]{!} [Rn, +/-Rm, ROR #<immed_5>]{!} [Rn, +/-Rm, RRX]{!}	
		[Rn, #+/-<immed_12>	
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	Allowed shifts 0-31 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
	Register offset	[Rn], +/-Rm	
	Scaled register offset	[Rn], +/-Rm, LSL #<immed_5> [Rn], +/-Rm, LSR #<immed_5> [Rn], +/-Rm, ASR #<immed_5> [Rn], +/-Rm, ROR #<immed_5>	
		[Rn], +/-Rm, RRX	

Addressing Mode 2 (Post-indexed only)			
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	Equivalent to [Rn,#0] Allowed shifts 0-31 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
	Zero offset	[Rn]	
	Register offset	[Rn], +/-Rm	
	Scaled register offset	[Rn], +/-Rm, LSL #<immed_5> [Rn], +/-Rm, LSR #<immed_5> [Rn], +/-Rm, ASR #<immed_5> [Rn], +/-Rm, ROR #<immed_5> [Rn], +/-Rm, RRX	
		[Rn], +/-Rm, RRX	

Addressing Mode 3 – Halfword, Signed Byte, and Doubleword Data Transfer			
Pre-indexed	Immediate offset	[Rn, #+/-<immed_8>]{!}	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
Pre-indexed	Register	[Rn, +/-Rm]{!}	
	Immediate offset	[Rn], #+/-<immed_8>	
	Register	[Rn], +/-Rm	

ADuC7XXX Software Quick Reference Guide

ARM/Thumb Instruction Set

Addressing Mode 4 - Multiple Data Transfer	
Block load	Stack pop
IA Increment After	FD Full Descending
IB Increment Before	ED Empty Descending
DA Decrement After	FA Full Ascending
DB Decrement Before	EA Empty Ascending
Block store	Stack push
IA Increment After	EA Empty Ascending
IB Increment Before	FA Full Ascending
DA Decrement After	ED Empty Descending
DB Decrement Before	FD Full Descending

PSR fields (use at least one suffix)		
Suffix	Meaning	
c	Control field mask byte	PSR[7:0]
f	Flags field mask byte	PSR[31:24]
s	Status field mask byte	PSR[23:16]
x	Extension field mask byte	PSR[15:8]

Operand 2		
Immediate value	#<immed_8r>	
Logical shift left immediate	Rm, LSL #<immed_5>	Allowed shifts 0-31
Logical shift right immediate	Rm, LSR #<immed_5>	Allowed shifts 1-32
Arithmetic shift right immediate	Rm, ASR #<immed_5>	Allowed shifts 1-32
Rotate right immediate	Rm, ROR #<immed_5>	Allowed shifts 1-31
Register	Rm	
Rotate right extended	Rm, RRX	
Logical shift left register	Rm, LSL Rs	
Logical shift right register	Rm, LSR Rs	
Arithmetic shift right register	Rm, ASR Rs	
Rotate right register	Rm, ROR Rs	

All Thumb registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

Operation	Assembler	Flag updates	Action	Notes	
Move	Immediate	MOV Rd, #<immed_8>	yes	Rd := immed_8	8-bit immediate value.
	Lo to Lo	MOV Rd, Rm	Yes	Rd := Rm	
	Hi to Lo, Lo to Hi, Hi to Hi	MOV Rd, Rm	No	Rd := Rm	Not Lo to Lo
Arithmetic	Add	ADD Rd, Rn, #<immed_3>	Yes	Rd := Rn + immed_3	3-bit immediate value.
	Lo and Lo	ADD Rd, Rn, Rm	Yes	Rd := Rn + Rm	
	Hi to Lo, Lo to Hi, Hi to Hi	ADD Rd, Rm	Yes	Rd := Rd + Rm	Not Lo to Lo
	immediate	ADD Rd, #<immed_8>	Yes	Rd := Rd + immed_8	8-bit immediate value.
	with carry	ADC Rd, Rm	Yes	Rd := Rd + Rm + C-bit	
	value to SP	ADD SP, #<immed_7*4>	Yes	SP := SP + immed_7 * 4	9-bit immediate value (word-aligned).
	form address from SP	ADD Rd, SP, #<immed_8*4>	No	Rd := SP + immed_8 * 4	10-bit immediate value (word-aligned).
	form address from PC	ADD Rd, PC, #<immed_8*4>	No	Rd := (PC AND 0xFFFFF0) + immed_8 * 4	10-bit immediate value (word-aligned).
	Subtract	SUB Rd, Rn, Rm	Yes	Rd := Rn - Rm	
	immediate 3	SUB Rd, Rn, #<immed_3>	Yes	Rd := Rn - immed_3	3-bit immediate value.
	immediate 8	SUB Rd, #<immed_8>	Yes	Rd := Rd - immed_8	8-bit immediate value.
	with carry	SBC Rd, Rm	Yes	Rd := Rd - Rm - NOT C-bit	
	value from SP	SUB SP, #<immed_7*4>	No	SP := SP - immed_7 * 4	9-bit immediate value (word-aligned).
	Negate	NEG Rd, Rm	Yes	Rd := - Rm	
	Multiply	MUL Rd, Rm	Yes	Rd := Rm * Rd	
	Compare	CMP Rn, Rm	Yes	update CPSR flags on Rn - Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.
negative	CMN Rn, Rm	Yes	update CPSR flags on Rn + Rm		
immediate	CMP Rn, #<immed_8>	Yes	update CPSR flags on Rn - immed_8	8-bit immediate value.	
No operation	NOP	No	R8 := R8	Flags not affected.	

ADuC7XXX Software Quick Reference Guide

Thumb Instruction Set

Operation		Assembler	Flag updates	Action	Notes
Logical	AND Exclusive OR OR Bit clear Move NOT Test bits	AND Rd, Rm EOR Rd, Rm ORR Rd, Rm BIC Rd, Rm MVN Rd, Rm TST Rn, Rm	Yes Yes Yes Yes Yes Yes	Rd := Rd AND Rm Rd := Rd EOR Rm Rd := Rd OR Rm Rd := Rd AND NOT Rm Rd := NOT Rm update CPSR flags on Rn AND Rm	
Shift/rotate	Logical shift left Logical shift right Arithmetic shift right Rotate right	LSL Rd, Rm, #<immed_5> LSL Rd, Rs LSR Rd, Rm, #<immed_5> LSR Rd, Rs ASR Rd, Rm, #<immed_5> ASR Rd, Rs ROR Rd, Rs	Yes Yes Yes Yes Yes Yes Yes	Rd := Rm << immed_5 Rd := Rd << Rs Rd := Rm >> immed_5 Rd := Rd >> Rs Rd := Rm ASR immed_5 Rd := Rd ASR Rs Rd := Rd ROR Rs	5-bit immediate shift. Allowed shifts 0-31. 5-bit immediate shift. Allowed shifts 1-32. 5-bit immediate shift. Allowed shifts 1-32.
Branch	Conditional branch Unconditional branch Long branch with link Branch and exchange	B{cond} label B label BL label BX Rm		R15 := label R15 := label R14 := R15 - 2, R15 := label R15 := Rm AND 0xFFFFFFFF	label must be within -252 to +258 bytes of current instruction. See Table Condition Field (ARM side). AL not allowed. label must be within ±2Kb of current instruction. Encoded as two Thumb instructions. label must be within ±4Mb of current instruction. Change to ARM state if Rm[0] = 0.
Software Interrupt		SWI <immed_8>		Software interrupt processor exception	8-bit immediate value encoded in instruction.
Load	with immediate offset, word halfword byte with register offset, word halfword signed halfword byte signed byte PC-relative SP-relative Multiple	LDR Rd, [Rn, #<immed_5*4> LDRH Rd, [Rn, #<immed_5*2> LDRB Rd, [Rn, #<immed_5> LDR Rd, [Rn, Rm] LDRH Rd, [Rn, Rm] LDRSH Rd, [Rn, Rm] LDRB Rd, [Rn, Rm] LDRSB Rd, [Rn, Rm] LDR Rd, [PC, #<immed_8*4> LDR Rd, [SP, #<immed_8*4> LDMIA Rn!, <reglist>		Rd := [Rn + immed_5 * 4] Rd := ZeroExtend([Rn + immed_5 * 2][15:0]) Rd := ZeroExtend([Rn + immed_5][7:0]) Rd := [Rn + Rm] Rd := ZeroExtend([Rn + Rm][15:0]) Rd := SignExtend([Rn + Rm][15:0]) Rd := ZeroExtend([Rn + Rm][7:0]) Rd := SignExtend([Rn + Rm][7:0]) Rd := [(PC AND 0xFFFFF0) + immed_8 * 4] Rd := [SP + immed_8 * 4] Loads list of registers	Clears bits 31:16 Clears bits 31:8 Clears bits 31:16 Sets bits 31:16 to bit 15 Clears bits 31:8 Sets bits 31:8 to bit 7 Always updates base register.
Store	with immediate offset, word halfword byte with register offset, word halfword byte SP-relative, word Multiple	STR Rd, [Rn, #<immed_5*4> STRH Rd, [Rn, #<immed_5*2> STRB Rd, [Rn, #<immed_5> STR Rd, [Rn, Rm] STRH Rd, [Rn, Rm] STRB Rd, [Rn, Rm] STR Rd, [SP, #<immed_8*4> STMIA Rn!, <reglist>		[Rn + immed_5 * 4] := Rd [Rn + immed_5 * 2][15:0] := Rd[15:0] [Rn + immed_5][7:0] := Rd[7:0] [Rn + Rm] := Rd [Rn + Rm][15:0] := Rd[15:0] [Rn + Rm][7:0] := Rd[7:0] [SP + immed_8 * 4] := Rd Stores list of registers	Ignores Rd[31:16] Ignores Rd[31:8] Ignores Rd[31:16] Ignores Rd[31:8] Always updates base register.
Push/Pop	Push Push with link Pop Pop and return	PUSH <reglist> PUSH <reglist, LR> POP <reglist> POP <reglist, PC>		Push registers onto stack Push LR and registers onto stack Pop registers from stack Pop registers, branch to address loaded to PC	Full descending stack.