

DDR2 SDRAM

MT47H256M4 - 32 Meg x 4 x 8 banks

MT47H128M8 - 16 Meg x 8 x 8 banks

MT47H64M16 - 8 Meg x 16 x 8 banks

Features	Options	Marking
RoHS compliant	• Configuration	•
• $VDD = +1.8V \pm 0.1V$, $VDDQ = +1.8V \pm 0.1V$	256 Meg x 4 (32 Meg x 4 x 8 banks)	256M4
• JEDEC standard 1.8V I/O (SSTL_18-compatible)	128 Meg x 8 (16 Meg x 8 x 8 banks)	128M8
Differential data strobe (DQS, DQS#) option	64 Meg x 16 (8 Meg x 16 x 8 banks)	64M16
• 4-bit prefetch architecture	• FBGA package (Pb-free)	
• Duplicate output strobe (RDQS) option for x8	92-ball FBGA (11mm x 19mm) (:A)	BT
DLL to align DQ and DQS transitions with CK	60-ball FBGA (8mm x 11.5mm) (:E)	HQ
8 internal banks for concurrent operation	84-ball FBGA (8mm x 12.5mm) (:E)	HŘ
Programmable CAS latency (CL)	• Timing – cycle time	
Posted CAS additive latency (AL)	5.0 ns @ CL = 3 (DDR2-400)	-5E
• WRITE latency = READ latency – 1 ^t CK	3.75ns @ CL = 4 (DDR2-533)	-37E
Programmable burst lengths: 4 or 8	3.0 ns @ CL = 5 (DDR2-667)	-3
Adjustable data-output drive strength	3.0 ns @ CL = 4 (DDR2-667)	-3E
• 64ms, 8,192-cycle refresh	2.5 ns @ CL = 6 (DDR2-800)	-25
• On-die termination (ODT)	2.5 ns @ CL = 5 (DDR2-800)	-25E
Industrial temperature (IT) option	Self refresh	
Supports JEDEC clock jitter specification	Standard	None
· ·	Low-power	L
	Operating temperature	
	Commercial $(0^{\circ}\text{C} \leq \text{Tc} \leq 85^{\circ}\text{C})$	None
	Industrial ($-40^{\circ}\text{C} \le \text{Tc} \le 95^{\circ}\text{C}$; $-40^{\circ}\text{C} \le \text{TA} \le 85^{\circ}\text{C}$)	IT
	• Revision	:A/:E

Table 1: Configuration Addressing

Architecture	256 Meg x 4	128 Meg x 8	64 Meg x 16	
Configuration	32 Meg x 4 x 8 banks	16 Meg x 8 x 8 banks	8 Meg x 16 x 8 banks	
Refresh Count	8K	8K	8K	
Row Addr.	16K (A0-A13)	16K (A0-A13)	8K (A0-A12)	
Bank Addr.	8 (BA0-BA2)	8 (BA0-BA2)	8 (BA0-BA2)	
Column Addr.	2K (A0-A9, A11)	1K (A0-A9)	1K (A0-A9)	

Table 2: Key Timing Parameters

Speed	D	ata Ra	te (MHz	^t RCD	t _{RP}	^t RC	
Grade	CL = 3	CL = 4	CL = 5	CL = 6		(ns)	(ns)
-5E	400	400	n/a	n/a	15	15	55
-37E	400	533	n/a	n/a	15	15	55
-3	400	533	667	n/a	15	15	55
-3E	n/a	667	667	n/a	12	12	54
-25	n/a	n/a	667	800	15	15	55
-25E	n/a	533	800	n/a	12.5	12.5	55

Note: CL = CAS latency.



Table of Contents

Features	1
Part Numbers	
FBGA Part Marking Decoder	8
General Description	8
Industrial Temperature	9
General Notes	9
Ball Assignments and Descriptions	10
Functional Description	19
State Diagram	21
Initialization	22
Mode Register (MR)	24
Burst Length	24
Burst Type	
Operating Mode	26
DLL RESET	26
Write Recovery	26
Power-Down Mode	27
CAS Latency (CL)	27
Extended Mode Register (EMR)	28
DLL Enable/Disable	29
Output Drive Strength	
DQS# Enable/Disable	30
RDQS Enable/Disable	30
Output Enable/Disable	
On-Die Termination (ODT)	
Off-Chip Driver (OCD) Impedance Calibration	
Posted CAS Additive Latency (AL)	
Extended Mode Register 2	
Extended Mode Register 3	
Command Truth Tables	
DESELECT, NOP, and LM Commands	
DESELECT	
NO OPERATION (NOP)	
LOAD MODE (LM)	
Bank/Row Activation	
ACTIVE Command.	
ACTIVE Operation	
READ Command	
READ Operation	
WRITE Command	
WRITE Operation	
PRECHARGE Command	
PRECHARGE Operation	
SELF REFRESH Command	
REFRESH Command	
Power-Down Mode	
Precharge Power-Down Clock Frequency Change	
RESET Function	
(CKE LOW Anytime)	
ODT Timing	
MRS Command to ODT Update Delay	





Absolute Maximum Ratings	87
Temperature and Thermal Impedance	87
AC and DC Operating Conditions	89
Input Electrical Characteristics and Operating Conditions	90
Input Slew Rate Derating	93
Power and Ground Clamp Characteristics	109
AC Overshoot/Undershoot Specification	110
Output Electrical Characteristics and Operating Conditions	111
Full Strength Pull-Down Driver Characteristics	113
Full Strength Pull-Up Driver Characteristics	114
Reduced Strength Pull-Down Driver Characteristics	115
Reduced Strength Pull-Up Driver Characteristics	116
FBGA Package Capacitance	117
IDD Specifications and Conditions	118
IDD7 Conditions	122
AC Operating Specifications	123
Notes	133
Package Dimensions	137



List of Figures

Figure 1:	1Gb DDR2 Part Numbers	
Figure 2:	60-Ball FBGA Assignment	10
Figure 3:	84-Ball FBGA Assignment	11
Figure 4:	92-Ball FBGA Assignment	12
Figure 5:	Functional Block Diagram – 64 Meg x 16	19
Figure 6:	Functional Block Diagram – 128 Meg x 8	20
Figure 7:	Functional Block Diagram – 256 Meg x 4	20
Figure 8:	Simplified State Diagram	21
Figure 9:	DDR2 Power-up and Initialization	22
Figure 10:	Mode Register (MR) Definition	25
Figure 11:	CAS Latency (CL)	28
Figure 12:	Extended Mode Register Definition	29
Figure 13:	READ Latency	31
Figure 14:	WRITE Latency	
Figure 15:	Extended Mode Register 2 (EMR2) Definition	32
Figure 16:	Extended Mode Register 3 (EMR3) Definition	33
Figure 17:	ACTIVE Command	40
Figure 18:	8-Bank Activate Restriction	40
Figure 19:	READ Command	42
Figure 20:	Example: Meeting ^t RRD (MIN) and ^t RCD (MIN)	42
Figure 21:	READ Latency	43
Figure 22:	Consecutive ŘEAD Bursts	44
Figure 23:	Nonconsecutive READ Bursts	45
Figure 24:	READ Interrupted by READ	45
Figure 25:	READ-to-PRECHARGE – BL = 4	47
Figure 26:	READ-to-PRECHARGE – BL = 8	
Figure 27:	READ-to-WRITE	48
Figure 28:	Bank Read - without Auto Precharge	
Figure 29:	Bank Read - with Auto Precharge	50
Figure 30:	x4, x8 Data Output Timing – ^t DQSQ, ^t QH, and Data Valid Window	51
Figure 31:	x16 Data Output Timing – ^t DQSQ, ^t QH, and Data Valid Window	52
Figure 32:	Data Output Timing – ^t AC and ^t DQSCK	53
Figure 33:	WRITE Command	54
Figure 34:	WRITE Burst	
Figure 35:	Consecutive WRITE-to-WRITE	57
Figure 36:	Nonconsecutive WRITE-to-WRITE	
Figure 37:	Random WRITE Cycles	
Figure 38:	WRITE Interrupted by WRITE	
Figure 39:	WRITE-to-READ	59
Figure 40:	WRITE-to-PRECHARGE	
Figure 41:	Bank Write - without Auto Precharge	
Figure 42:	Bank Write - with Auto Precharge.	
Figure 43:	WRITE – DM Operation.	
Figure 44:	Data Input Timing	
Figure 45:	PRECHÂRGE Command	
Figure 46:	Self Refresh	
Figure 47:	Refresh Mode.	
Figure 48:	Power-Down	70
Figure 49:	READ to Power-Down or Self Refresh Entry	72
Figure 50:	READ with Auto Precharge to Power-Down or Self Refresh Entry	
Figure 51:	WRITE to Power-Down or Self-Refresh Entry	
Figure 52:	WRITE with Auto Precharge to Power-Down or Self Refresh Entry	
Figure 53:	REFRESH Command to Power-Down Entry.	
Figure 54:	ACTIVE Command to Power-Down Entry	
Figure 55:	PRECHARGE Command to Power-Down Entry	
Figure 56:	LOAD MODE Command to Power-Down Entry	75





Figure 57:	Input Clock Frequency Change During Precharge Power-Down Mode	76
Figure 58:	RESET Function	78
Figure 59:	ODT Timing for Entering and Exiting Power-Down Mode	80
Figure 60:	Timing for MRS Command to ODT Update Delay	80
Figure 61:	ODT Timing for Active or Fast-Exit Power-Down Mode	81
Figure 62:	ODT Timing for Slow-Exit or Precharge Power-Down Modes	82
Figure 63:	ODT Turn-off Timings When Entering Power-Down Mode	83
Figure 64:	ODT Turn-On Timing When Entering Power-Down Mode	84
Figure 65:	ODT Turn-Off Timing When Exiting Power-Down Mode	
Figure 66:	ODT Turn-On Timing When Exiting Power-Down Mode	86
Figure 67:	Example Temperature Test Point Location	88
Figure 68:	Single-Ended Input Signal Levels	90
Figure 69:	Differential Input Signal Levels	91
Figure 70:	Nominal Slew Rate for ^t IS	
Figure 71:	Tangent Line for ^t IS	
Figure 72:	Nominal Slew Rate for ^t IH	
Figure 73:	Tangent Line for ^t IH	98
Figure 74:	Nominal Slew Rate for ^t DS	
Figure 75:	Tangent Line for ^t DS	04
Figure 76:	Nominal Slew Rate for ^t DH	
Figure 77:	Tangent Line for ^t DH	
Figure 78:	AC Input Test Signal Waveform Command/Address Balls	
Figure 79:	AC Input Test Signal Waveform for Data with DQS, DQS# (Differential)	
Figure 80:	AC Input Test Signal Waveform for Data with DQS (single-ended)	
Figure 81:	AC Input Test Signal Waveform (differential)	
Figure 82:	Input Clamp Characteristics	09
Figure 83:	Overshoot	
Figure 84:	Undershoot	
Figure 85:	Differential Output Signal Levels	
Figure 86:	Output Slew Rate Load	
Figure 87:	Full Strength Pull-Down Characteristics	
Figure 88:	Full Strength Pull-Up Characteristics	
Figure 89:	Reduced Strength Pull-Down Characteristics	
Figure 90:	Reduced Strength Pull-Up Characteristics	
Figure 91:	92-Ball FBGA Package	
Figure 92:	60-Ball FBGA Package	
Figure 93:	84-Ball FBGA Package	39



List of Tables

Table 1:	Configuration Addressing	1
Table 2:	Key Timing Parameters	1
Table 3:	FBGA 60/84-Ball Descriptions – 256 Meg x 4, 128 Meg x 8, 64 Meg x 16	13
Table 4:	92-Ball Descriptions – 256 Meg x 4, 128 Meg x 8, 64 Meg x 16	16
Table 5:	Burst Definition	
Table 6:	Truth Table - DDR2 Commands	34
Table 7:	Truth Table – Current State Bank <i>n</i> – Command to Bank <i>n</i>	35
Table 8:	Truth Table – Current State Bank <i>n</i> – Command to Bank <i>m</i>	37
Table 9:	Minimum Delay with Auto Precharge Enabled	38
Table 10:	READ Using Concurrent Auto Precharge	
Table 11:	WRITE Using Concurrent Auto Precharge	
Table 12:	CKE Truth Table	71
Table 13:	DDR2-400/533 ODT Timing for Active and Fast-Exit Power-Down Modes	81
Table 14:	DDR2-400/533 ODT Timing for Slow-Exit and Precharge Power-Down Modes	82
Table 15:	DDR2-400/533 ODT Turn-off Timings When Entering Power-Down Mode	83
Table 16:	DDR2-400/533 ODT Turn-On Timing When Entering Power-Down Mode	84
Table 17:	DDR2-400/533 ODT Turn-Off Timing When Exiting Power-Down Mode	85
Table 18:	DDR2-400/533 ODT Turn-On Timing When Exiting Power-Down Mode	
Table 19:	Absolute Maximum DC Ratings	87
Table 20:	Temperature Limits	88
Table 21:	Thermal Impedance	88
Table 22:	Recommended DC Operating Conditions (SSTL_18)	
Table 23:	ODT DC Electrical Characteristics	89
Table 24:	Input DC Logic Levels	90
Table 25:	Input AC Logic Levels	90
Table 26:	Differential Input Logic Levels	91
Table 27:	AC Input Test Conditions	
Table 28:	DDR2-400/533 Setup and Hold Time Derating Values (^t IS and ^t IH)	94
Table 29:	DDR2-667 Setup and Hold Time Derating Values (^t IS and ^t IH)	94
Table 30:	DDR2-400/533 ^t DS, ^t DH Derating Values with Differential Strobe	
Table 31:	DDR2-667 ^t DS, ^t DH Derating Values with Differential Strobe	100
Table 32:	Single-Ended DQS Slew Rate Derating Values Using ^t DS _b and ^t DH _b	101
Table 33:	Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-667	101
Table 34:	Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-533	102
Table 35:	Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-400	102
Table 36:	Input Clamp Characteristics	109
Table 37:	Address and Control Balls	
Table 38:	Clock, Data, Strobe, and Mask Balls	110
Table 39:	Differential AC Output Parameters	
Table 40:	Output DC Current Drive	
Table 41:	Output Characteristics	112
Table 42:	Full Strength Pull-Down Current (mA)	113
Table 43:	Full Strength Pull-Up Current (mA)	114
Table 44:	Reduced Strength Pull-Down Current (mA)	
Table 45:	Reduced Strength Pull-Up Current (mA)	116
Table 46:	Input Capacitance	
Table 47:	DDR2 IDD Specifications and Conditions (die revision A)	
Table 48:	DDR2 IDD Specifications and Conditions (die revision E)	
Table 49:	General IDD Parameters	
Table 50:	IDD7 Timing Patterns (8-bank)	
Table 51:	AC Operating Conditions for -3E, -3, -37E and -5E Speeds	123








Part Numbers

Figure 1: 1Gb DDR2 Part Numbers



Notes: 1. Not all speeds and configurations are available. Contact Micron sales for current revision.

FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA Part Marking Decoder is available at www.micron.com/decoder.

General Description

The 1Gb DDR2 SDRAM is a high-speed CMOS, dynamic random access memory containing 1,073,741,824 bits. It is internally configured as an 8-bank DRAM. The functional block diagrams of the all device configurations are shown starting on page 19. Ball assignments and signal descriptions are shown in "Ball Assignments and Descriptions" on page 10.

The 1Gb DDR2 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 4n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. A single read or write access for the 1Gb DDR2 SDRAM effectively consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal DRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O balls.

A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs. The x16 offering has two data strobes, one for the lower byte (LDQS, LDQS#) and one for the upper byte (UDQS, UDQS#).



The 1Gb DDR2 SDRAM operates from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS as well as to both edges of CK.

Read and write accesses to the DDR2 SDRAM are burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

The DDR2 SDRAM provides for programmable read or write burst lengths of four or eight locations. DDR2 SDRAM supports interrupting a burst read of eight with another read or a burst write of eight with another write. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAMs, the pipelined, multibank architecture of DDR2 SDRAMs allows for concurrent operation, thereby providing high, effective bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving, power-down mode.

All inputs are compatible with the JEDEC standard for SSTL_18. All full drive-strength outputs are SSTL_18-compatible.

Industrial Temperature

The industrial temperature (IT) device has two simultaneous requirements: ambient temperature surrounding the device cannot exceed –40°C or +85°C, and the case temperature cannot exceed –40°C or 95°C. JEDEC specifications require the refresh rate to double when T_C exceeds 85°C; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when the T_C is < 0°C or > 85°C.

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL-enabled mode of operation.
- Throughout the data sheet, the various figures and text refer to DQs as "DQ." The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise. Additionally, the x16 is divided into 2 bytes, the lower byte and upper byte. For the lower byte (DQ0–DQ7), DM refers to LDM and DQS refers to LDQS. For the upper byte (DQ8–DQ15), DM refers to UDM and DQS refers to UDQS.
- Complete functionality is described throughout the document, and any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.



Ball Assignments and Descriptions

Figure 2: 60-Ball FBGA Assignment

Die rev E, HQ marking, top view (8mm x 11.5mm, x4/x8)

	1	2	3	4	5	6	7	8	9
Α	O	\bigcirc	0				0	DQS#/NI	J VDDQ
В	NF,DQ6	IC,RDQS#/NI	VSS OM,DM/RDQS				VssQ DQS	VssQ	NF,DQ7
C	VDDQ	DQ1	VDDQ				VDDQ	DQ0	VDDQ
D	NF,DQ4	\bigcirc	DQ3				DQ2	VssQ	NF,DQ5
E	VDDL	VREF	Vss				VssDL	\bigcap_{CK}	VDD
F		CKE	WE#				RAS#	CK#	ODT
G	BA2	BA0	BA1				CAS#	CS#	
Н	_	A10	A1				A2	A0	VDD
J	Vss	A3	A5				A6	A4	
K		A7	A9				A11	A8	Vss
L	VDD	A12	RFU				RFU	A13	



Figure 3: 84-Ball FBGA Assignment
Die rev E, HR marking, top view, 8mm x 12.5mm, x16

A	
B VDD NC VSS VSSQ UDQS#/NU VDDQ DQ14 VSSQ UDM UDQS VSSQ DQ15	
C VDDQ DQ9 VDDQ VDDQ VDDQ DQ8 VDDQ	
D	
E VDD NC VSS VSSQ LDQS#/NU VDDQ	
F DQ6 VssQ LDM DQ7	
G O O O O O O O O O O O O O O O O O O O	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
J O O O O O O O O O O O O O O O O O O O	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
L O O O O O O	
$M \qquad \qquad \bigcup_{A10} \qquad \bigcup_{A2} \qquad \bigcup_{A0} \qquad \bigcup_{VDD}$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	



Figure 4: 92-Ball FBGA Assignment
Die rev A, BT marking, top view, 11mm x 19mm, x4/x8/x16

	1	2	3	4	5	6	7	8	9
Α	O _{NC}	O NC						O _{NC}	O _{NC}
В	IVC	IVC						NC	NC
С									
D	VDD	O	O				O	O	O _{VDD} O
E	O NC	O NC	O NC				O NC	O NC	VDD Q NC
F	NC NC NC	NC NC NC NC	VSS NC NC NC				VSS Q NC NC NC	NC NC NC	()
G	O _{NC}	\bigcap_{NC}	O _{NC}				\bigcap_{NC}	NC	NC NC
Н	VDD	NF, RDQS#/NU					Oss Q	DQS#/NU	NC VDDQ
J	NF, DQ6	\bigcirc	OM/RDQS				VSSQ DQS DQS DQ2 VSSDL AS# A6 A11 RFU	VssQ	
K	VDDQ	DQ1	VDDQ				\bigcup_{VDDQ}		NF, DQ7
L	NF,DQ 4	DQ1 VssQ	DQ3				DQ2	\bigcup_{VssQ}	NF, DQ5
М	VDDL	VSSQ VREF CKE BAO A10	VDDQ DQ3 Vss WE# A1 A5 A9				\bigcup_{VssDL}	OCK# OCK# A0 A4 A13	NF, DQ5 VDD ODT
N		CKE	WE#				RAS#	CK#	ODT
Р	BA2	BA0	BA1				CAS#	CS#	
R	_	A10	A1				A2	A0	VDD
T	Vss	\bigcirc A3	A5				A6	A4	
U	_	A7	A9				A11	A8	Vss
V	VDD	A12	RFU				RFU	A13	
W									
Υ	_	_						_	
AA	NC NC	O NC						O _{NC}	O _{NC}



Table 3: FBGA 60/84-Ball Descriptions – 256 Meg x 4, 128 Meg x 8, 64 Meg x 16

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
К9	F9	ODT	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to each of the following pins: DQ0-DQ15, LDM, UDM, LDQS, LDQS#, UDQS, and UDQS# for the x16; DQ0-DQ7, DQS, DQS#, RDQS, RDQS#, and DM for the x8; DQ0-DQ3, DQS, DQS#, and DM for the x4. The ODT input will be ignored if disabled via the LOAD MODE command.
J8, K8	E8, F8	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS/DQS#) is referenced to the crossings of CK and CK#.
К2	F2	CKE	Input	Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM. The specific circuitry that is enabled/disabled is dependent on the DDR2 SDRAM configuration and operating mode. CKE LOW provides precharge power-down and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry, power-down exit, output disable, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit. Input buffers (excluding CK, CK#, CKE, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_18 input but will detect a LVCMOS LOW level once VDD is applied during first power-up. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation, VREF must be maintained.
L8	G8	CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple ranks. CS# is considered part of the command code.
K7, L7, K3	F7, G7, F3	RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
F3, B3	В3	LDM, UDM DM	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins. LDM is DM for lower byte DQ0–DQ7 and UDM is DM for upper byte DQ8–DQ15.
L2, L3, L1	G2, G3, G1	BA0, BA1 BA2	Input	Bank address inputs: BA0-BA2 define to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0-BA2 define which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the LOAD MODE command.



Table 3: FBGA 60/84-Ball Descriptions – 256 Meg x 4, 128 Meg x 8, 64 Meg x 16

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
M8, M3, M7, N2, N8, N3, N7, P2, P8, P3, M2, P7, R2, R8	-	A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10 A11, A12 A13	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA2–BA0) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
-	H8, H3, H7, J2, J8, J3, J7, K2, K8, K3, H2, K7, L2, L8	A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10 A11, A12, A13	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA2–BA0) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
G8, G2, H7, H3, H1, H9, F1, F9, C8, C2, D7, D3, D1, D9, B1, B9	-	DQ0-DQ2, DQ3-DQ5, DQ6-DQ8, DQ9-DQ11, DQ12-DQ14, DQ15	I/O	Data input/output: Bidirectional data bus for 64 Meg x 16.
-	C8, C2, D7, D3, D1, D9, B1, B9	DQ0-DQ2, DQ3-DQ5, DQ6-DQ7	I/O	Data input/output: Bidirectional data bus for 128 Meg x 8.
-	C8, C2, D7, D3	DQ0-DQ2, DQ3	I/O	Data input/output: Bidirectional data bus for 256 Meg x 4.
B7, A8	-	UDQS, UDQS#	I/O	Data strobe for upper byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. UDQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
F7, E8	_	LDQS, LDQS#	I/O	Data strobe for lower byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. LDQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
-	B7, A8	DQS, DQS#	I/O	Data strobe: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center aligned with write data. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
-	B3, A2	RDQS, RDQS#	Output	Redundant data strobe for 128 Meg x 8 only. RDQS is enabled/disabled via the load mode command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, pin B3 becomes data mask (see DM pin). RDQS# is only used when RDQS is enabled and differential data strobe mode is enabled.
A1, E1, M9, R1, J9	A1, E9, L1, H9	VDD	Supply	Power supply: 1.8V ±0.1V.



Table 3: FBGA 60/84-Ball Descriptions – 256 Meg x 4, 128 Meg x 8, 64 Meg x 16

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
J1	E1	VDDL	Supply	DLL power supply: 1.8V ±0.1V.
A9, C1, C3, C7, C9, G3, E9, G1, G7, G9,	A9, C1, C3, C7, C9	VDDQ	Supply	DQ power supply: 1.8V ±0.1V. Isolated on the device for improved noise immunity.
J2	E2	Vref	Supply	SSTL_18 reference voltage.
A3, E3, J3, N1, P9	A3, E3, J1, K9	Vss	Supply	Ground.
J7	E7	VssDL	Supply	DLL ground : Isolated on the device from Vss and VssQ.
A7, B2, B8, D2, D8, E7, F2, F8, H2, H8	A7, B2, B8, D2, D8	VssQ	Supply	DQ ground: Isolated on the device for improved noise immunity.
A2, E2		NC	_	No connect: These pins should be left unconnected.
_	B1, B9, D1, D9	NF	-	No function: These pins are used as DQ4–DQ7 on the 128 Meg x 8 , but are NF (no function) on the 256 Meg x 4 configuration.
A8, E8	A2, A8	NU	-	Not used: If EMR[E10] = 0, For 64 Meg x 16, A8 = UDQS# and E8 = LDQS# For 128 Meg x 8, A2 = RDQS# and A8 = DQS# For 256 Meg x 4, A2 = NU and A8 = NU If EMR[E10] = 1, For 64 Meg x 16, A8 = NU and E8 = NU For 128 Meg x 8, A2 = NU and A8 = NU For 256 Meg x 4, A2 = NU and A8 = NU
R3, R7	L3, L7	RFU	-	Reserved for future use: Row address bits A14 and A15.



Table 4: 92-Ball Descriptions - 256 Meg x 4, 128 Meg x 8, 64 Meg x 16

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
N9	N9	ODT	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to each of the following balls: DQ0-DQ15, LDM, UDM, LDQS, LDQS#, UDQS, and UDQS# for the x16; DQ0-DQ7, DQS, DQS#, RDQS, RDQS#, and DM for the x8; DQ0-DQ3, DQS, DQS#, and DM for the x4. The ODT input will be ignored if disabled via the LOAD MODE command.
M8, N8	M8, N8	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS/DQS#) is referenced to the crossings of CK and CK#.
N2	N2	CKE	Input	Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM. The specific circuitry that is enabled/disabled is dependent on the DDR2 SDRAM configuration and operating mode. CKE LOW provides precharge power-down mode and SELF REFRESH operation (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry, power-down exit, output disable, and self refresh entry. CKE is asynchronous for SELF REFRESH exit. Input buffers (excluding CK, CK#, CKE, and ODT) are disabled during power-down. Input buffers (excluding CKE) are disabled during self refresh. CKE is an SSTL_18 input but will detect a LVCMOS LOW level once VDD is applied during first power-up. After VREF has become stable during the power on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper SELF REFRESH operation, VREF must be maintained.
P8	P8	CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple ranks. CS# is considered part of the command code.
N7, P7, N3	N7, P7, N3	RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
J3, E3	J3	LDM, UDM, (DM)	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is concurrently sampled HIGH during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. LDM is DM for lower byte DQ0–DQ7 and UDM is DM for upper byte DQ8–DQ15.
P2, P3, P1	P2, P3, P1	BA0-BA2	Input	Bank address inputs: BA0-BA2 define to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0-BA2 define which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the LOAD MODE command.
R8, R3, R7, T2, T8, T3, T7, U2, U8, U3, R2, U7, V2	_	A0-A2, A3-A6, A7-A9, A10-A12	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA2–BA0) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.



Table 4: 92-Ball Descriptions – 256 Meg x 4, 128 Meg x 8, 64 Meg x 16

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
-	R8, R3, R7, T2, T8, T3, T7, U2, U8, U3, R2, U7, V2, V8	A0–A3, A4–A7, A8–A10, A11–A13	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA2–BA0) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
K8, K2, L7, L3, L1, L9, J1, J9, F8, F2, G7, G3, G1, G9, E1, E9	-	DQ0-DQ3, DQ4-DQ7, DQ8-DQ10, DQ11-DQ13, DQ14-DQ15	I/O	Data input/output: Bidirectional data bus for 64 Meg x 16.
_	K8, K2, L7, L3, L1, L9, J1, J9	DQ0-DQ3, DQ4-DQ7	I/O	Data input/output: Bidirectional data bus for 128 Meg x 8.
_	K8, K2, L7, L3	DQ0-DQ3	I/O	Data input/output: Bidirectional data bus for 256 Meg x 4.
E7, D8	-	UDQS, UDQS#	I/O	Data strobe for upper byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. UDQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
J7, H8	-	LDQS, LDQS#	I/O	Data strobe for lower byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. LDQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
-	J7, H8	DQS, DQS#	I/O	Data strobe: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
-	J3, H2	RDQS, RDQS#	Output	Redundant data strobe: For 128 Meg x 8 only. RDQS is enabled/ disabled via the LOAD MODE command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, ball J3 becomes data mask (see DM ball). RDQS# is only used when RDQS is enabled and differential data strobe mode is enabled.
D1, H1, M9, R9, V1	D1, H1, M9, R9, V1	VDD	Supply	Power supply: 1.8V ±0.1V.
M1	M1	VDDL	Supply	DLL power supply: 1.8V ±0.1V.
D9, F1, F3, F7, F9, H9, K1, K3, K7, K9	D9, H9, K1, K3, K7, K9	VDDQ	Supply	DQ power supply: 1.8V ±0.1V. Isolated on the device for improved noise immunity.
M2	M2	Vref	Supply	SSTL_18 reference voltage.
D3, H3, M3, T1, U9	D3, H3, M3, T1, U9	Vss	Supply	Ground.
M7	M7	VssDL	Supply	DLL ground: Isolated on the device from Vss and VssQ.
D7, E2, E8, G2, G8, H7, J2, J8, L2, L8	D7, H7,J 2, J8, L2, L8	VssQ	Supply	DQ ground: Isolated on the device for improved noise immunity.



Table 4: 92-Ball Descriptions - 256 Meg x 4, 128 Meg x 8, 64 Meg x 16

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
A1, A2, A8, A9 D2, H2, AA1, AA2, AA8, AA9	A1, A2, A8, A9, D2, D8, E1–E3, E7–E9, F1–F3, F7–F9, G1–G3, G7–G9, AA1, AA2, AA8, AA9	NC	-	No connect: These balls should be left unconnected.
-	J1, J9, L1, L9, H2,	NF	-	No function: These balls are used as DQ4–DQ7 on the 128 Meg x8 , but are NF (no function) on the 256 Meg x 4 configuration.
D8, H8	-	NU	_	Not used: Not used only on x16. If EMR[E10] = 0, D8 and H8 are UDQS# and LDQS#. If EMR[E10] = 1, then D8 and H8 are not used.
_	H2, H8	NU	_	Not used: Not used only on x8. If EMR[E10] = 0, H2 and H8 are RDQS# and DQS#. If EMR[E10] = 1, then H2 and H8 are not used.
V3, V7, V8	V3, V7	RFU	_	Reserved for future use: Row address bits A13 (V8), A14(V3), and A15(V7) are reserved.



Functional Description

The 1Gb DDR2 SDRAM is a high-speed CMOS dynamic random access memory containing 1,073,741,824 bits. The 1Gb DDR2 SDRAM is internally configured as an 8-bank DRAM.

The 1Gb DDR2 SDRAM uses a double data rate architecture to achieve high-speed operation. The DDR2 architecture is essentially a 4n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. A single read or write access for the 1Gb DDR2 SDRAM consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal DRAM core and four corresponding n-bit- wide, one-half-clock-cycle data transfers at the I/O balls.

Prior to normal operation, the DDR2 SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions, and device operation.

Figure 8 on page 21 shows a simplified state diagram to provide the basic command flow. It is not comprehensive and does not identify all timing requirements or possible command restrictions.

Figure 5: Functional Block Diagram - 64 Meg x 16






Figure 6: Functional Block Diagram - 128 Meg x 8





Figure 7: Functional Block Diagram - 256 Meg x 4






State Diagram

Figure 8 shows a simplified state diagram to provide the basic command flow. It is not comprehensive and does not identify all timing requirements or possible command restrictions.

Figure 8: Simplified State Diagram




Initialization

DDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Figure 9 illustrates the sequence required for power-up and initialization.

Figure 9: DDR2 Power-up and Initialization

Notes appear on page 23







- Notes: 1. Applying power; if CKE is maintained below 0.2 x VDDQ, outputs remain disabled. To guarantee RTT (ODT resistance) is off, VREF must be valid and a low level must be applied to the ODT ball (all other inputs may be undefined, I/Os and outputs must be less than VDDQ during voltage ramp time to avoid DDR2 SDRAM device latch-up). At least one of the following two sets of conditions (A or B) must be met to obtain a stable supply state (stable supply defined as VDD, VDDL, VDDQ, VREF, and VTT are between their minimum and maximum values as stated in Table 22):
 - 1a. (single power source) The VDD voltage ramp from 300mV to VDD (MIN) must take no longer than 200ms; during the VDD voltage ramp, |VDD - VDDQ| ≤ 0.3V. Once supply voltage ramping is complete (when VDDQ crosses VDD (MIN)), Table 22 specifications apply.
 - VDD, VDDL, and VDDQ are driven from a single power converter output
 - VTT is limited to 0.95V MAX
 - VREF tracks VDDQ/2; VREF must be within ±0.3V with respect to VDDQ/2 during supply ramp time
 - VDDQ ≥ VREF at all times
 - 1b. (multiple power sources) VDD ≥ VDDL ≥ VDDQ must be maintained during supply voltage ramping, for both AC and DC levels, until supply voltage ramping completes (VDDQ crosses VDD [MIN]). Once supply voltage ramping is complete, Table 22 specifications apply.
 - Apply VDD and VDDL before or at the same time as VDDQ; VDD/VDDL voltage ramp time must be ≤ 200ms from when VDD ramps from 300mV to VDD (MIN)
 - Apply VDDQ before or at the same time as VTT; the VDDQ voltage ramp time from when VDD (MIN) is achieved to when VDDQ (MIN) is achieved must be ≤ 500ms; while VDD is ramping, current can be supplied from VDD through the device to VDDQ
 - VREF must track VDDQ/2, VREF must be within ±0.3V with respect to VDDQ/2 during supply ramp time; VDDQ ≥ VREF must be met at all times
 - Apply VTT; The VTT voltage ramp time from when VDDQ (MIN) is achieved to when VTT (MIN) is achieved must be no greater than 500ms
 - 2. For a minimum of 200µs after stable power and clock (CK, CK#), apply NOP or DESELECT commands, then take CKE HIGH.
 - 3. Wait a minimum of 400ns, then issue a PRECHARGE ALL command.
 - 4. Issue an LOAD MODE command to the EMR(2). (To issue an EMR(2) command, provide LOW to BA0 and BA2, provide HIGH to BA1.)
 - 5. Issue a LOAD MODE command to the EMR(3). (To issue an EMR(3) command, provide HIGH to BA0 and BA1, provide LOW to BA2.)
 - 6. Issue an LOAD MODE command to the EMR to enable DLL. To issue a DLL ENABLE command, provide LOW to BA1, BA2, and A0, provide HIGH to BA0. Bits E7, E8, and E9 can be set to "0" or "1"; Micron recommends setting them to "0."
 - 7. Issue a LOAD MODE command for DLL RESET. 200 cycles of clock input is required to lock the DLL. (To issue a DLL RESET, provide HIGH to A8 and provide LOW to BA2, BA1, and BA0.) CKE must be HIGH the entire time.
 - 8. Issue PRECHARGE ALL command.
 - 9. Issue two or more REFRESH commands.
 - 10. Issue a LOAD MODE command with LOW to A8 to initialize device operation (i.e., to program operating parameters without resetting the DLL).
 - 11. Issue a LOAD MODE command to the EMR to enable OCD default by setting bits E7, E8, and E9 to "1," and then setting all other desired parameters.
 - 12. Issue a LOAD MODE command to the EMR to enable OCD exit by setting bits E7, E8, and E9 to "0," and then setting all other desired parameters.



Mode Register (MR)

The mode register is used to define the specific mode of operation of the DDR2 SDRAM. This definition includes the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, write recovery, and power-down mode, as shown in Figure 10 on page 25. Contents of the mode register can be altered by re-executing the LOAD MODE (LM) command. If the user chooses to modify only a subset of the MR variables, all variables (M0–M13 for x4 and x8 or M0–M12 for x16) must be programmed when the command is issued.

The MR is programmed via the LM command (bits BA2-BA0=0,0,0) and other bits (M13–M0 for x4 and x8, M12–M0 for x16) will retain the stored information until it is programmed again or the device loses power (except for bit M8, which is self-clearing). Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.

The LM command can only be issued (or reissued) when all banks are in the precharged state (idle state) and no bursts are in progress. The controller must wait the specified time ^tMRD before initiating any subsequent operations such as an ACTIVE command. Violating either of these requirements will result in unspecified operation.


Burst Length

Burst length is defined by bits M0–M3, as shown in Figure 10 on page 25. Read and write accesses to the DDR2 SDRAM are burst-oriented, with the burst length being programmable to either four or eight. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A2-Ai when BL=4 and by A3-Ai when BL=8 (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.



Figure 10: Mode Register (MR) Definition



Notes:

- 1. M13 (A13) is reserved for future use and must be programmed to "0." A13 is not used in x16 configuration.
- 2. Not all listed CL options are supported in any individual speed grade.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved. The burst type is selected via bit M3, as shown in Figure 10. The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address, as shown in Table 5 on page 26. DDR2 SDRAM supports 4-bit burst mode and 8-bit burst mode only. For 8-bit burst mode, full, interleaved address ordering is supported; however, sequential address ordering is nibble-based.



Table 5: Burst Definition

	Starting Column	Order of Accesses Within a Burst							
Burst Length	Address (A2, A1, A0)	Burst Type = Sequential	Burst Type = Interleaved						
4	0 0	0, 1, 2, 3	0, 1, 2, 3						
	0 1	1, 2, 3, 0	1, 0, 3, 2						
	1 0	2, 3, 0, 1	2, 3, 0, 1						
	11	3, 0, 1, 2	3, 2, 1, 0						
8	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7						
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6						
	010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5						
	011	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4						
	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3						
	101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2						
	110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1						
	111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0						

Operating Mode

The normal operating mode is selected by issuing a command with bit M7 set to "0," and all other bits set to the desired values, as shown in Figure 10 on page 25. When bit M7 is "1," no other bits of the mode register are programmed. Programming bit M7 to "1" places the DDR2 SDRAM into a test mode that is only used by the manufacturer and should *not* be used. No operation or functionality is guaranteed if M7 bit is "1."

DLL RESET

DLL RESET is defined by bit M8, as shown in Figure 10 on page 25. Programming bit M8 to "1" will activate the DLL RESET function. Bit M8 is self-clearing, meaning it returns back to a value of "0" after the DLL RESET function has been issued.

Anytime the DLL RESET function is used, 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the $^t\mathrm{AC}$ or $^t\mathrm{DQSCK}$ parameters.

Write Recovery

Write recovery (WR) time is defined by bits M9–M11, as shown in Figure 10 on page 25. The WR register is used by the DDR2 SDRAM during WRITE with auto precharge operation. During WRITE with auto precharge operation, the DDR2 SDRAM delays the internal auto precharge operation by WR clocks (programmed in bits M9–M11) from the last data burst. An example of WRITE with auto precharge is shown in Figure 42 on page 62.

WR values of 2, 3, 4, 5, or 6 clocks may be used for programming bits M9–M11. The user is required to program the value of WR, which is calculated by dividing ${}^{t}WR$ (in nanoseconds) by ${}^{t}CK$ (in nanoseconds) and rounding up a noninteger value to the next integer; WR [cycles] = ${}^{t}WR$ [ns] / ${}^{t}CK$ [ns]. Reserved states should not be used as unknown operation or incompatibility with future versions may result.



Power-Down Mode

Active power-down (PD) mode is defined by bit M12, as shown in Figure 10 on page 25. PD mode allows the user to determine the active power-down mode, which determines performance versus power savings. PD mode bit M12 does not apply to precharge PD mode.

When bit M12 = 0, standard active PD mode, or "fast-exit" active PD mode, is enabled. The ^tXARD parameter is used for fast-exit active PD exit timing. The DLL is expected to be enabled and running during this mode.

When bit M12 = 1, a lower-power active PD mode, or "slow-exit" active PD mode, is enabled. The ^tXARDS parameter is used for slow-exit active PD exit timing. The DLL can be enabled but "frozen" during active PD mode since the exit-to-READ command timing is relaxed. The power difference expected between IDD3P normal and IDD3P low-power mode is defined in Table 47 on page 118.

CAS Latency (CL)

The CAS latency (CL) is defined by bits M4–M6, as shown in Figure 10 on page 25. CL is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The CL can be set to 3, 4, 5, or 6 clocks, depending on the speed grade option being used.


DDR2 SDRAM does not support any half-clock latencies. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

DDR2 SDRAM also supports a feature called posted CAS additive latency (AL). This feature allows the READ command to be issued prior to ^tRCD (MIN) by delaying the internal command to the DDR2 SDRAM by AL clocks. The AL feature is described in more detail in "Posted CAS Additive Latency (AL)" on page 31.

Examples of CL = 3 and CL = 4 are shown in Figure 11 on page 28; both assume AL = 0. If a READ command is registered at clock edge n, and the CL is m clocks, the data will be available nominally coincident with clock edge n + m (this assumes AL = 0).



Figure 11: CAS Latency (CL)



Notes:

- 1. BL = 4.
- 2. Posted CAS# additive latency (AL) = 0.
- 3. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.


Extended Mode Register (EMR)

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable, output drive strength, ondie termination (ODT) (RTT), posted AL, off-chip driver impedance calibration (OCD), DQS# enable/disable, RDQS/RDQS# enable/disable, and output disable/enable. These functions are controlled via the bits shown in Figure 12 on page 29. The EMR is programmed via the LM command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

The EMR must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time ^tMRD before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.



Figure 12: Extended Mode Register Definition



*E13 (A13) and E16 (BA2) are reserved for future use and must be programmed to '0'.

Notes:

- 1. During initialization, all three bits must be set to "1" for OCD default state, then must be set to "0" before initialization is finished, as detailed in the notes on page 23.
- 2. E13 (A13) is not used on the x16 configuration.

DLL Enable/Disable

The DLL may be enabled or disabled by programming bit E0 during the LM command, as shown in Figure 12. The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by resetting the DLL using the LM command.

The DLL is automatically disabled when entering SELF REFRESH operation and is automatically re-enabled and reset upon exit of SELF REFRESH operation.

Anytime the DLL is enabled (and subsequently reset), 200 clock cycles must occur before a READ command can be issued, to allow time for the internal clock to synchronize with the external clock. Failing to wait for synchronization to occur may result in a violation of the $^t\!AC$ or $^t\!DQSCK$ parameters.



Output Drive Strength

The output drive strength is defined by bit E1, as shown in Figure 12 on page 29. The normal drive strength for all outputs are specified to be SSTL_18. Programming bit E1 = 0 selects normal (full strength) drive strength for all outputs. Selecting a reduced drive strength option (E1 = 1) will reduce all outputs to approximately 60 percent of the SSTL_18 drive strength. This option is intended for the support of lighter load and/or point-to-point environments.

DQS# Enable/Disable

The DQS# ball is enabled by bit E10. When E10 = 0, DQS# is the complement of the differential data strobe pair DQS/DQS#. When disabled (E10 = 1), DQS is used in a single-ended mode and the DQS# ball is disabled. When disabled, DQS# should be left floating. This function is also used to enable/disable RDQS#. If RDQS is enabled (E11 = 1) and DQS# is enabled (E10 = 0), then both DQS# and RDQS# will be enabled.

RDQS Enable/Disable

The RDQS ball is enabled by bit E11, as shown in Figure 12 on page 29. This feature is only applicable to the x8 configuration. When enabled (E11 = 1), RDQS is identical in function and timing to data strobe DQS during a READ. During a WRITE operation, RDQS is ignored by the DDR2 SDRAM.

Output Enable/Disable

The OUTPUT ENABLE function is defined by bit E12, as shown in Figure 12 on page 29. When enabled (E12 = 0), all outputs (DQs, DQS, DQS#, RDQS#) function normally. When disabled (E12 = 1), all DDR2 SDRAM outputs (DQs, DQS, DQS#, RDQS, RDQS#) are disabled, thus removing output buffer current. The output disable feature is intended to be used during IDD characterization of read current.

On-Die Termination (ODT)

ODT effective resistance, RTT (EFF), is defined by bits E2 and E6 of the EMR, as shown in Figure 12 on page 29. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DDR2 SDRAM controller to independently turn on/off ODT for any or all devices. RTT effective resistance values of 50Ω , 75Ω , and 150Ω are selectable and apply to each DQ, DQS/DQS#, RDQS/RDQS#, UDQS/UDQS#, LDQS/LDQS#, DM, and UDM/LDM signals. Bits (E6, E2) determine what ODT resistance is enabled by turning on/off "sw1," "sw2," or "sw3." The ODT effective resistance value is selected by enabling switch "sw1," which enables all R1 values that are 150Ω each, enabling an effective resistance of 75Ω (RTT2 (EFF) = R2/2). Similarly, if "sw2" is enabled, all R2 values that are 300Ω each, enable an effective ODT resistance of 150Ω (RTT2 (EFF) = R2/2). Switch "sw3" enables R1 values of 100Ω , enabling effective resistance of 50Ω Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

The ODT control ball is used to determine when RTT (EFF) is turned on and off, assuming ODT has been enabled via bits E2 and E6 of the EMR. The ODT feature and ODT input ball are only used during active, active power-down (both fast-exit and slow-exit modes), and precharge power-down modes of operation.



ODT must be turned off prior to entering self refresh. During power-up and initialization of the DDR2 SDRAM, ODT should be disabled until issuing the EMR command to enable the ODT feature, at which point the ODT ball will determine the RTT (EFF) value. Any time the EMR enables the ODT function, ODT may not be driven HIGH until eight clocks after the EMR has been enabled. See "ODT Timing" on page 79 for ODT timing diagrams.

Off-Chip Driver (OCD) Impedance Calibration


The OFF-CHIP DRIVER function is no longer supported and must be set to the default state. See "Initialization" on page 22 for proper setting of OCD defaults.

Posted CAS Additive Latency (AL)

Posted CAS additive latency (AL) is supported to make the command and data bus efficient for sustainable bandwidths in DDR2 SDRAM. Bits E3–E5 define the value of AL, as shown in Figure 12 on page 29. Bits E3–E5 allow the user to program the DDR2 SDRAM with an inverse AL of 0, 1, 2, 3, or 4 clocks. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

In this operation, the DDR2 SDRAM allows a READ or WRITE command to be issued prior to ${}^{t}RCD$ (MIN) with the requirement that $AL \leq {}^{t}RCD$ (MIN). A typical application using this feature would set $AL = {}^{t}RCD$ (MIN) - 1 x ${}^{t}CK$. The READ or WRITE command is held for the time of the AL before it is issued internally to the DDR2 SDRAM device. RL is controlled by the sum of AL and CL; RL = AL + CL. Write latency (WL) is equal to RL minus one clock; WL = AL + CL - 1 x ${}^{t}CK$. An example of RL is shown in Figure 13. An example of a WL is shown in Figure 14 on page 32.

Figure 13: READ Latency



Notes: 1. BL = 4.

2. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.


3. CL = 3.

4. AL = 2.

5. RL = AL + CL = 5.



Figure 14: WRITE Latency




Extended Mode Register 2

The extended mode register 2 (EMR2) controls functions beyond those controlled by the mode register. Currently all bits in EMR2 are reserved, except for E7, which is for commercial or high-temperature operations, as shown in Figure 15. The EMR2 is programmed via the LM command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

Bit E7 (A7) must be programmed as "1" to provide a faster refresh rate on IT devices if the TCASE exceeds 85°C.

EMR2 must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time ^tMRD before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

Figure 15: Extended Mode Register 2 (EMR2) Definition



Notes: 1. E13 (A13)–E8 (A8) and E6 (A6)–E0 (A0) are reserved for future use and must all be programmed to "0." A13 is not used in x16 configuration.




Extended Mode Register 3

The extended mode register 3 (EMR3) controls functions beyond those controlled by the mode register. Currently all bits in EMR3 are reserved, as shown in Figure 16 on page 33. The EMR3 is programmed via the LM command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

EMR3 must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time ^tMRD before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

Figure 16: Extended Mode Register 3 (EMR3) Definition



Notes: 1. E13 (A13)–E0 (A0) are reserved for future use and must all be programmed to "0." A13 is not used in x16 configuration.



Command Truth Tables

The following tables provide a quick reference of DDR2 SDRAM available commands, including CKE power-down modes and bank-to-bank commands.

Table 6: Truth Table - DDR2 Commands

Notes: 1, 5, and 6 apply to all

	CKE						BA2	A12			
Function	Previous Cycle	Current Cycle	CS#	RAS#	CAS#	WE#	BA2 BA1 BA0	A13, A12, A11	A10	A9-A0	Notes
LOAD MODE	Н	Н	L	L	L	L	BA	C	P Code	Э	2
REFRESH	Н	Н	L	L	L	Н	Χ	Х	Χ	Х	
SELF REFRESH entry	Н	L	L	L	L	Н	Х	Х	Χ	Х	
SELF REFRESH exit	L	Н	H L	X H	X H	X H	Х	Х	Х	Х	7
Single bank PRECHARGE	Н	Н	L	L	Н	L	BA	Х	L	Х	2
All banks PRECHARGE	Н	Н	L	L	Н	L	Х	Х	Н	Х	
Bank activate	Н	Н	L	L	Н	Н	BA	Row Address			
WRITE	Н	Н	L	Н	L	L	BA	Column Address	L	Column Address	2, 3
WRITE with auto precharge	Н	Н	L	Н	L	L	BA	Column Address	Н	Column Address	2, 3
READ	Н	Н	L	Н	L	Н	BA	Column Address	L	Column Address	2, 3
READ with auto precharge	Н	Н	L	Н	L	Н	BA	Column Address	Н	Column Address	2, 3
NO OPERATION	Н	Χ	L	Н	Н	Н	Х	Х	Χ	Х	
Device DESELECT	Н	Χ	Н	Х	Х	Χ	Χ	Х	Х	Х	
Power-down entry	Н	L	Н	Х	Х	Χ	Х	Х	Х	Х	4
-			L	Н	Н	Н					
Power-down exit	L	Н	Н	Х	Х	Χ	Χ	Х	Х	Х	4
			L	Н	Н	Н					

Notes

- 1. All DDR2 SDRAM commands are defined by states of CS#, RAS#, CAS#, WE#, and CKE at the rising edge of the clock.
- 2. Bank addresses (BA) BA0–BA2 determine which bank is to be operated upon. BA during a LM command selects which mode register is programmed.
- 3. Burst reads or writes at BL = 4 cannot be terminated or interrupted. See Figure 24 on page 45 and Figure 38 on page 58 for other restrictions and details.
- 4. The power-down mode does not perform any REFRESH operations. The duration of power-down is limited by the refresh requirements outlined in the AC parametric section.
- 5. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh. See "ODT Timing" on page 79 for details.
- 6. "X" means "H or L" (but a defined logic level).
- 7. SELF REFRESH exit is asynchronous.



Table 7: Truth Table - Current State Bank *n* - Command to Bank *n*

Notes: 1-6; notes appear below and on next page

Current State	CS#	RAS#	CAS#	WE#	Command/Action	Notes
Any	Н	Х	Х	Х	DESELECT (NOP/continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	
Idle	L	L	Н	Н	ACTIVE (select and activate row)	
	L	L	L	Н	REFRESH	7
	L	L	L	L	LOAD MODE	7
Row active	L	Н	L	Н	READ (select column and start READ burst)	9
	L	Н	L	L	WRITE (select column and start WRITE burst)	9
	L	L	Н	L	PRECHARGE (deactivate row in bank or banks)	8
Read (auto-	L	Н	L	Н	READ (select column and start new READ burst)	9
precharge	L	Н	L	L	WRITE (select column and start WRITE burst)	9, 10
Disabled	L	L	Н	L	PRECHARGE (start PRECHARGE)	8
Write (auto-	L	Н	L	Н	READ (select column and start READ burst)	9
precharge	L	Н	L	L	WRITE (select column and start new WRITE burst)	9
disabled)	L	L	Н	L	PRECHARGE (start PRECHARGE)	8

Notes:

- 1. This table applies when CKE*n* 1 was HIGH and CKE*n* is HIGH and after ^tXSNR has been met (if the previous state was self refresh).
- 2. This table is bank-specific, except where noted (the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, ^tRP has been met, and any READ burst is

complete.

Row active: A row in the bank has been activated, and ^tRCD has been met. No data bursts/

accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with auto precharge disabled, and has not

yet terminated.

Write: A WRITE burst has been initiated, with auto precharge disabled, and has not

yet terminated.

4. The following states must not be interrupted by a command issued to the same bank. Issue DESELECT or NOP commands, or allowable commands to the other bank, on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and this table, and according to Table 8 on page 37.

Precharging: Starts with registration of a PRECHARGE command and ends when ^tRP

is met. Once ^tRP is met, the bank will be in the idle state.

Read with auto precharge enabled:

Starts with registration of a READ command with auto precharge enabled and ends when ^tRP has been met. Once ^tRP is met, the bank

will be in the idle state.

Row activating: Starts with registration of an ACTIVE command and ends when ^tRCD is

met. Once ^tRCD is met, the bank will be in the "row active" state.

Write with auto precharge

enabled:

Starts with registration of a WRITE command with auto precharge enabled and ends when $^{\rm t}$ RP has been met. Once $^{\rm t}$ RP is met, the bank

will be in the idle state.





5. The following states must not be interrupted by any executable command (DESELECT or NOP commands must be applied on each positive clock edge during these states):

Refreshing: Starts with registration of a REFRESH command and ends when ^tRFC is

met. Once ^tRFC is met, the DDR2 SDRAM will be in the all banks idle state.

Accessing mode register:

Starts with registration of the LM command and ends when t MRD has been met. Once t MRD is met, the DDR2 SDRAM will be in the all banks idle

state.

Precharging all: Starts with registration of a PRECHARGE ALL command and ends when

^tRP is met. Once ^tRP is met, all banks will be in the idle state.

6. All states and sequences not shown are illegal or reserved.

7. Not bank-specific; requires that all banks are idle and bursts are not in progress.

8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.

9. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.

10. A WRITE command may be applied after the completion of the READ burst.



Table 8: Truth Table - Current State Bank n - Command to Bank m

Notes: 1-6; notes appear below and on next page

Current State	CS#	RAS#	CAS#	WE#	Command/Action	Notes
Any	Н	Х	Х	Х	DESELECT (NOP/continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	
Idle	Х	Х	Х	Х	Any command otherwise allowed to bank m	
Row Activating,	L	L	Н	Н	ACTIVE (select and activate row)	
Active, or	L	Н	L	Н	READ (select column and start READ burst)	7
Precharging	L	Н	L	L	WRITE (select column and start WRITE burst)	7
	L	L	Н	L	PRECHARGE	
Read (auto	L	L	Н	Н	ACTIVE (select and activate row)	
precharge disabled	L	Н	L	Н	READ (select column and start new READ burst)	7
	L	Н	L	L	WRITE (select column and start WRITE burst)	7, 9
	L	L	Н	L	PRECHARGE	
Write (auto precharge disabled.)	L	L	Н	Н	ACTIVE (select and activate row)	
	L	Н	L	Н	READ (select column and start READ burst)	7, 8
	L	Н	L	L	WRITE (select column and start new WRITE burst)	7
	L	L	Н	L	PRECHARGE	
Read (with auto-	L	L	Н	Н	ACTIVE (select and activate row)	
precharge)	L	Н	L	Н	READ (select column and start new READ burst)	7, 3
	L	Н	L	L	WRITE (select column and start WRITE burst)	7, 9, 3
	L	L	Н	L	PRECHARGE	
Write (with auto-	L	L	Н	Н	ACTIVE (select and activate row)	
precharge)	L	Н	L	Н	READ (select column and start READ burst)	7, 3
	L	Н	L	L	WRITE (select column and start new WRITE burst)	7, 3
	L	L	Н	L	PRECHARGE	

Notes:

- 1. This table applies when CKE*n* 1 was HIGH and CKE*n* is HIGH and after ^tXSNR has been met (if the previous state was self refresh).
- 2. This table describes alternate bank operation, except where noted (i.e., the current state is for bank *n* and the commands shown are those allowed to be issued to bank *m*, assuming that bank *m* is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, ^tRP has been met, and any READ burst is

complete.

Row active: A row in the bank has been activated and ^tRCD has been met. No data bursts/

accesses and no register accesses are in progress.

Read: A READ burst has been initiated with auto precharge disabled, and has not yet

terminated.

Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet

terminated.



READ with auto precharge enabled/ auto precharge enabled:

The READ with auto precharge enabled or WRITE with auto precharge enabled states can each be broken into two parts: the access period and the precharge period. For READ with auto precharge, the precharge period is defined as if the same burst was executed with auto precharge disabled and then followed with WRITE with the earliest possible PRECHARGE command that still accesses all of the data in the burst. For WRITE with auto precharge, the precharge period begins when ^tWR ends, with ^tWR measured as if auto precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or ^tRP) begins. This device supports concurrent auto precharge such that when a READ with auto precharge is enabled or a WRITE with auto precharge is enabled, any command to other banks is allowed, as long as that command does not interrupt the read or write data transfer already in process. In either case, all other related limitations apply (contention between read data and write data must be avoided).

- The minimum delay from a READ or WRITE command with auto precharge enabled to a command to a different bank is summarized in Table 9:

Table 9: Minimum Delay with Auto Precharge Enabled

From Command (Bank <i>n</i>)	To Command (Bank <i>m</i>)	Minimum Delay (with concurrent auto precharge)	Units
WRITE with auto precharge	READ or READ with auto precharge	(CL - 1) + (BL / 2) + ^t WTR	^t CK
	WRITE or WRITE with auto precharge	(BL / 2)	^t CK
	PRECHARGE or ACTIVE	1	^t CK
READ with auto precharge	READ or READ with auto precharge	(BL / 2)	^t CK
	WRITE or WRITE with auto precharge	(BL / 2) + 2	^t CK
	PRECHARGE or ACTIVE	1	^t CK

- 4. REFRESH and LM commands may only be issued when all banks are idle.
- 5. Not used.
- 6. All states and sequences not shown are illegal or reserved.
- 7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 8. Requires appropriate DM.
- 9. A WRITE command may be applied after the completion of the READ burst.
- 10. The number of clock cycles required to meet ^tWTR is either 2 or ^tWTR/^tCK, whichever is greater.



DESELECT, NOP, and LM Commands

DESELECT

The DESELECT function (CS# HIGH) prevents new commands from being executed by the DDR2 SDRAM. The DDR2 SDRAM is effectively deselected. Operations already in progress are not affected. DESELECT is also referred to as COMMAND INHIBIT.

NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to instruct the selected DDR2 SDRAM to perform a NOP (CS# is LOW; RAS#, CAS#, and WE are HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

LOAD MODE (LM)

The mode registers are loaded via inputs BA2–BA0 and A13–A0 for x4 and x8, and A12–A0 for x16 configurations. BA2–BA0 determine which mode register will be programmed. See "Mode Register (MR)" on page 24. The LM command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until ^tMRD is met.

Bank/Row Activation

ACTIVE Command

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA2–BA0 inputs selects the bank, and the address provided on inputs (A13–A0 for x4 and x8, and A12–A0 for x16) selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

ACTIVE Operation

Before any READ or WRITE commands can be issued to a bank within the DDR2 SDRAM, a row in that bank must be opened (activated), even when additive latency is used. This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated, as shown in Figure 17 on page 40.


After a row is opened with an ACTIVE command, a READ or WRITE command may be issued to that row subject to the tRCD specification. tRCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles. For example, a tRCD (MIN) specification of 20ns with a 266 MHz clock ($^tCK = 3.75 \, \mathrm{ns}$) results in 5.3 clocks, rounded up to 6. This is reflected in Figure 20 on page 42, which covers any case where 5 < tRCD (MIN) / $^tCK \le 6$. Figure 20 also shows the case for tRRD where 2 < tRRD (MIN) / $^tCK \le 3$.

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by ^tRC.



A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by ^tRRD.


Figure 17: ACTIVE Command



DDR2 SDRAM also supports the AL feature, which allows a READ or WRITE command to be issued prior to $^{\rm t}$ RCD (MIN) by delaying the actual registration of the READ/WRITE command to the internal device by AL clock cycles.

No more than 4-bank ACTIVE commands may be issued in a given ^tFAW (MIN) period. ^tRRD (MIN) restriction still applies. The ^tFAW (MIN) parameters apply to all 8-bank DDR2 devices, regardless of the number of banks already open or closed, as shown in Figure 18.

Figure 18: 8-Bank Activate Restriction



Notes: 1. 8-bank DDR2-533 (-37E, x4 or x8), [†]CK = 3.75ns, BL = 4, AL = 3, CL = 4, [†]RRD (MIN) = 7.5ns, [†]FAW (MIN) = 37.5ns.



READ Command

The READ command is used to initiate a burst read access to an active row. The value on the BA2–BA0 inputs selects the bank, and the address provided on inputs A0-i (where i=A9 for x16, A9 for x8, or A9, A11 for x4) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

READ Operation

READ bursts are initiated with a READ command, as shown in Figure 19 on page 42. The starting column and bank addresses are provided with the READ command and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is automatically precharged at the completion of the burst. If auto precharge is disabled, the row will be left open after the completion of the burst.

During READ bursts, the valid data-out element from the starting column address will be available READ latency (RL) clocks later. RL is defined as the sum of AL and CL; RL = AL + CL. The value for AL and CL are programmable via the MR and EMR commands, respectively. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (i.e., at the next crossing of CK and CK#). Figure 21 on page 43 shows examples of RL based on different AL and CL settings.

DQS/DQS# is driven by the DDR2 SDRAM along with output data. The initial LOW state on DQS and HIGH state on DQS# is known as the read preamble (^tRPRE). The LOW state on DQS and HIGH state on DQS# coincident with the last data-out element is known as the read postamble (^tRPST).

Upon completion of a burst, assuming no other commands have been initiated, the DQ will go High-Z. A detailed explanation of ^tDQSQ (valid data-out skew), ^tQH (data-out window hold), and the valid data window are depicted in Figure 30 on page 51 and Figure 31 on page 52. A detailed explanation of ^tDQSCK (DQS transition skew to CK) and ^tAC (data-out transition skew to CK) is shown in Figure 32 on page 53.

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued *x* cycles after the first READ command, where *x* equals BL / 2 cycles. This is shown in Figure 22 on page 44.



Figure 19: READ Command




Figure 20: Example: Meeting ^tRRD (MIN) and ^tRCD (MIN)








Figure 21: READ Latency



- 1. DO n = data-out from column n.
- 2. BL = 4.
- 3. Three subsequent elements of data-out appear in the programmed order following DO *n*.
- 4. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.



Figure 22: Consecutive READ Bursts




- 1. DO n (or b) = data-out from column n (or column b).
- 2. BL = 4.
- 3. Three subsequent elements of data-out appear in the programmed order following DO n.
- 4. Three subsequent elements of data-out appear in the programmed order following DO b.
- 5. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.
- 6. Example applies only when READ commands are issued to same device.

Nonconsecutive read data is illustrated in Figure 23 on page 45. Full-speed random read accesses within a page (or pages) can be performed. DDR2 SDRAM supports the use of concurrent auto precharge timing, shown in Table 10 on page 46.

DDR2 SDRAM does not allow interrupting or truncating of any READ burst using BL = 4 operations. Once the BL = 4 READ command is registered, it must be allowed to complete the entire READ burst. However, a READ (with auto precharge disabled) using BL = 8 operation may be interrupted and truncated *only* by another READ burst as long as the interruption occurs on a 4-bit boundary due to the 4n prefetch architecture of DDR2 SDRAM. READ burst BL = 8 operations may not be interrupted or truncated with any command except another READ command, as shown in Figure 24 on page 45.




Figure 23: Nonconsecutive READ Bursts



- 1. DO n (or b) = data-out from column n (or column b).
- 2. BL = 4.
- 3. Three subsequent elements of data-out appear in the programmed order following DO n.
- 4. Three subsequent elements of data-out appear in the programmed order following DO b.
- 5. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.
- Example applies when READ commands are issued to different devices or nonconsecutive READs.

Figure 24: READ Interrupted by READ



- 1. BL = 8 required; auto precharge must be disabled (A10 = LOW).
- 2. READ command can be issued to any valid bank and row address (READ command at T0 and T2 can be either same bank or different bank).
- 3. Interrupting READ command must be issued exactly 2 x ^tCK from previous READ.
- 4. Auto precharge can be either enabled (A10 = HIGH) or disabled (A10 = LOW) by the interrupting READ command.
- 5. NOP or COMMAND INHIBIT commands are valid. PRECHARGE command cannot be issued to banks used for READs at T0 and T2.
- 6. Example shown uses AL = 0; CL = 3, BL = 8, shown with nominal [†]AC, [†]DQSCK, and [†]DQSQ.



Table 10: READ Using Concurrent Auto Precharge	Table 10:	READ Using	Concurrent	Auto	Precharge
--	-----------	------------	------------	-------------	------------------

From Command (Bank <i>n</i>)	To Command (Bank <i>m</i>)	Minimum Delay (with Concurrent Auto Precharge)	Units
READ with	READ or READ with auto precharge	BL/2	^t CK
auto	WRITE or WRITE with auto precharge	(BL/2) + 2	^t CK
precharge	PRECHARGE or ACTIVE	1	^t CK

Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst is shown in Figure 27 on page 48. The ^tDQSS (MIN) case is shown; the ^tDQSS (MAX) case has a longer bus idle time. (^tDQSS [MIN] and ^tDQSS [MAX] are defined in Figure 34 on page 56.)

A READ burst may be followed by a PRECHARGE command to the same bank, provided that auto precharge was not activated. The minimum READ-to-PRECHARGE command spacing to the same bank is AL + BL/2 clocks and must also satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a READ-to-PRECHARGE command. This READ-to-PRECHARGE time is called $^tRTP.$ For BL = 4 this is the time from the actual READ (AL after the READ command) to PRECHARGE command. For BL = 8 this is the time from AL + 2CK after the READ-to-PRECHARGE command. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met.


Note: Part of the row precharge time is hidden during the access of the last data elements.

Examples of READ-to-PRECHARGE are shown in Figure 25 on page 47 for BL = 4 and Figure 26 on page 47 for BL = 8. The delay from READ-to-PRECHARGE command to the same bank is AL + BL/2 + MAX (t RTP/ t CK or 2CK) - 2CK.

If A10 is HIGH when a READ command is issued, the READ with auto precharge function is engaged. The DDR2 SDRAM starts an auto precharge operation on the rising edge, which is AL + (BL/2) cycles later than the READ with auto precharge command if tRAS (MIN) and tRTP are satisfied. If tRAS (MIN) is not satisfied at the edge, the start point of auto precharge operation will be delayed until tRAS (MIN) is satisfied. If tRTP (MIN) is not satisfied at the edge, the start point of the auto precharge operation will be delayed until tRTP (MIN) is satisfied. In case the internal precharge is pushed out by tRTP , tRP starts at the point where the internal precharge happens (not at the next rising clock edge after this event). For BL = 4, the minimum time from READ with auto precharge to the next ACTIVATE command becomes AL + (${}^tRTP + {}^tRP$)*, shown in Figure 25 on page 47; for BL = 8, the time from READ with auto precharge to the next ACTIVATE command is AL + 2 clocks + (${}^tRTP + {}^tRP$)*, shown in Figure 26 on page 47. The asterisk (*) indicates each parameter term is divided by tCK and rounded up to the next integer. In any event, internal precharge does not start earlier than two clocks after the last 4-bit prefetch.



Figure 25: READ-to-PRECHARGE - BL = 4




Notes: 1. RL = 4 (AL = 1, CL = 3); BL = 4.

2. ${}^{t}RTP \ge 2$ clocks.

3. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.

Figure 26: READ-to-PRECHARGE - BL = 8




Notes: 1. RL = 4 (AL = 1, CL = 3); BL = 8.

2. ${}^{t}RTP \ge 2$ clocks.

3. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.



Figure 27: READ-to-WRITE




Notes: 1. BL = 4; CL = 3; AL = 2.

2. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.




Figure 28: Bank Read - without Auto Precharge



- 1. DO *n* = data-out from column *n*; subsequent elements are applied in the programmed order.
- 2. BL = 4 and AL = 0 in the case shown.
- 3. Disable auto precharge.
- 4. "Don't Care" if A10 is HIGH at T5.
- 5. PRE = PRECHARGE, ACT = ACTIVE, RA = row address, BA = bank address.
- 6. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 7. The PRECHARGE command can only be applied at T6 if ^tRAS (MIN) is met.
- 8. READ-to-PRECHARGE = AL + BL/2 + (^tRTP 2 clocks).
- 9. I/O balls, when entering or exiting HIGH-Z, are not referenced to a specific voltage level, but to when the device begins to drive or no longer drives, respectively.




Figure 29: Bank Read - with Auto Precharge



- 1. DO *n* = data-out from column *n*; subsequent elements are applied in the programmed order.
- 2. BL = 4, RL = 4 (AL = 1, CL = 3) in the case shown.
- 3. Enable auto precharge.
- 4. ACT = ACTIVE, RA = row address, BA = bank address.
- 5. NOP commands are shown for ease of illustration; other commands may be valid at these
- 6. The DDR2 SDRAM internally delays auto precharge until both ^tRAS (MIN) and ^tRTP (MIN) have been satisfied.
- 7. I/O balls, when entering or exiting HIGH-Z, are not referenced to a specific voltage level, but to when the device begins to drive or no longer drives, respectively.




Figure 30: x4, x8 Data Output Timing - ^tDQSQ, ^tQH, and Data Valid Window



- 1. DQ transitioning after DQS transition define ^tDQSQ window. DQS transitions at T2 and at T2n are "early DQS," at T3 are "nominal DQS," and at T3n are "late DQS."
- 2. DQ0, DQ1, DQ2, DQ3 for x4 or DQ0-DQ7 for x8.
- 3. ^tDQSQ is derived at each DQS clock edge, is not cumulative over time, begins with DQS transitions, and ends with the last valid transition of DQ.
- 4. ^tQH is derived from ^tHP: ^tQH = ^tHP ^tQHS.
- 5. ^tHP is the lesser of ^tCL or ^tCH clock transitions collectively when a bank is active.
- 6. The data valid window is derived for each DQS transition and is defined as ^tQH ^tDQSQ.




Figure 31: x16 Data Output Timing - ^tDQSQ, ^tQH, and Data Valid Window



- DQ transitioning after DQS transitions define the ^tDQSQ window. LDQS defines the lower byte, and UDQS defines the upper byte.
- 2. DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, or DQ7.
- 3. ^tDQSQ is derived at each DQS clock edge, is not cumulative over time, begins with DQS transitions, and ends with the last valid transition of DQ.
- 4. ${}^{t}QH$ is derived from ${}^{t}HP$: ${}^{t}QH = {}^{t}HP {}^{t}QHS$.
- 5. ^tHP is the lesser of ^tCL or ^tCH clock transitions collectively when a bank is active.
- 6. The data valid window is derived for each DQS transition and is ^tQH ^tDQSQ.
- 7. DQ8, DQ9, DQ10, D11, DQ12, DQ13, DQ14, or DQ15.



Figure 32: Data Output Timing - ^tAC and ^tDQSCK




- †DQSCK is the DQS output window relative to CK and is the "long-term" component of DQS skew.
- 2. DQ transitioning after DQS transitions define ^tDQSQ window.
- 3. All DQ must transition by ^tDQSQ after DQS transitions, regardless of ^tAC.
- 4. ^tAC is the DQ output window relative to CK and is the "long term" component of DQ skew.
- 5. ^tLZ (MIN) and ^tAC (MIN) are the first valid signal transitions.
- 6. ^tHZ (MAX) and ^tAC (MAX) are the latest valid signal transitions.
- 7. READ command with CL = 3, AL = 0 issued at T0.
- 8. I/O balls, when entering or exiting High-Z, are not referenced to a specific voltage level, but to when the device begins to drive or no longer drives, respectively.



WRITE Command

The WRITE command is used to initiate a burst write access to an active row. The value on the BA2–BA0 inputs selects the bank, and the address provided on inputs A0-i (where i=A9 for x8 and x16; or A9, A11 for x4) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

Figure 33: WRITE Command



Notes: 1. CA = column address; BA = bank address; EN AP = enable auto precharge; and DIS AP = disable auto precharge.

Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory; if the DM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location (Figure 43 on page 63).

WRITE Operation

WRITE bursts are initiated with a WRITE command, as shown in Figure 33. DDR2 SDRAM uses WL equal to RL minus one clock cycle [WL = RL - 1CK = AL + (CL - 1CK)]. The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst.

Note: For the generic WRITE commands used in the following illustrations, auto precharge is disabled.



During WRITE bursts, the first valid data-in element will be registered on the first rising edge of DQS following the WRITE command, and subsequent data elements will be registered on successive edges of DQS. The LOW state on DQS between the WRITE command and the first rising edge is known as the write preamble; the LOW state on DQS following the last data-in element is known as the write postamble.

The time between the WRITE command and the first rising DQS edge is WL \pm^t DQSS. Subsequent DQS positive rising edges are timed, relative to the associated clock edge, as \pm^t DQSS. t DQSS is specified with a relatively wide range (25 percent of one clock cycle). All of the WRITE diagrams show the nominal case, and where the two extreme cases (t DQSS [MIN] and t DQSS [MAX]) might not be intuitive, they have also been included. Figure 34 on page 56 shows the nominal case and the extremes of t DQSS for BL = 4. Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain High-Z and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide continuous flow of input data. The first data element from the new burst is applied after the last element of a completed burst. The new WRITE command should be issued *x* cycles after the first WRITE command, where *x* equals BL/2.

Figure 35 on page 57 shows concatenated bursts of BL = 4. An example of nonconsecutive WRITEs is shown in Figure 36 on page 57. Full-speed random write accesses within a page or pages can be performed as shown in Figure 37 on page 58. DDR2 SDRAM supports concurrent auto precharge options, as shown in Table 11.

DDR2 SDRAM does not allow interrupting or truncating any WRITE burst using BL = 4 operation. Once the BL = 4 WRITE command is registered, it must be allowed to complete the entire WRITE burst cycle. However, a WRITE BL = 8 operation (with auto precharge disabled) might be interrupted and truncated ONLY by another WRITE burst as long as the interruption occurs on a 4-bit boundary, due to the 4n prefetch architecture of DDR2 SDRAM. WRITE burst BL = 8 operations may not be interrupted or truncated with any command except another WRITE command, as shown in Figure 38 on page 58.


Data for any WRITE burst may be followed by a subsequent READ command. To follow a WRITE, ^tWTR should be met, as shown in Figure 39 on page 59. The number of clock cycles required to meet ^tWTR is either 2 or ^tWTR/^tCK, whichever is greater. Data for any WRITE burst may be followed by a subsequent PRECHARGE command. ^tWR must be met, as shown in Figure 40 on page 60. ^tWR starts at the end of the data burst, regardless of the data mask condition.

Table 11: WRITE Using Concurrent Auto Precharge

From Command (Bank <i>n</i>)	To Command (Bank <i>m</i>)	Minimum Delay (with concurrent auto precharge)	Units
WRITE with auto precharge	READ or READ with auto precharge	(CL - 1) + (BL/2) + ^t WTR	^t CK
	WRITE or WRITE with auto precharge	(BL/2)	^t CK
	PRECHARGE or ACTIVE	1	^t CK




Figure 34: WRITE Burst



- 1. DI b = data-in for column b.
- 2. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 3. Shown with BL = 4, AL = 0, CL = 3; thus, WL = 2.
- 4. A10 is LOW with the WRITE command (auto precharge is disabled).
- 5. Subsequent rising DQS signals must align to the clock within ^tDQSS.




Figure 35: Consecutive WRITE-to-WRITE



- 1. DI b_i etc. = data-in for column b_i etc.
- 2. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 3. Three subsequent elements of data-in are applied in the programmed order following DI *n*.
- 4. Shown with BL = 4, AL = 0, CL = 3; thus, WL = 2.
- 5. Each WRITE command may be to any bank.
- 6. Subsequent rising DQS signals must align to the clock within ^tDQSS.


Figure 36: Nonconsecutive WRITE-to-WRITE



- 1. DI b_i etc. = data-in for column b_i etc.
- 2. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 3. Three subsequent elements of data-in are applied in the programmed order following DI *n*.
- 4. Shown with BL = 4, AL = 0, CL = 3; thus, WL = 2.
- 5. Each WRITE command may be to any bank.
- 6. Subsequent rising DQS signals must align to the clock within ^tDQSS.




Figure 37: Random WRITE Cycles



- 1. DI b, etc. = data-in for column b, etc.
- 2. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 3. Three subsequent elements of data-in are applied in the programmed order following DI n.
- 4. Shown with BL = 4, AL = 0, CL = 3; thus, WL = 2.
- 5. Each WRITE command may be to any bank.
- 6. Subsequent rising DQS signals must align to the clock within ^tDQSS.


Figure 38: WRITE Interrupted by WRITE



- 1. BL = 8 required and auto precharge must be disabled (A10 = LOW).
- 2. WRITE command can be issued to any valid bank and row address (WRITE command at TO and T2 can be either same bank or different bank).
- 3. Interrupting WRITE command must be issued exactly 2 x [†]CK from previous WRITE.
- 4. Auto precharge can be either enabled (A10 = HIGH) or disabled (A10 = LOW) by the interrupting WRITE command.
- 5. NOP or COMMAND INHIBIT commands are valid. PRECHARGE command cannot be issued to banks used for WRITEs at T0 and T2.
- 6. Earliest WRITE-to-PRECHARGE timing for WRITE at T0 is WL + BL/2 + ^tWR where ^tWR starts with T7 and not T5 (since BL = 8 from MR and not the truncated length).
- 7. Example shown uses AL = 0; CL = 4, BL = 8.
- 8. Subsequent rising DQS signals must align to the clock within ^tDQSS.



Figure 39: WRITE-to-READ




Notes: 1. DI b = data-in for column b; Dout n = data-out from column n.

2. BL = 4, AL = 0, CL = 3; thus, WL = 2.

- 3. One subsequent element of data-in is applied in the programmed order following DI b.
- 4. ^tWTR is referenced from the first positive CK edge after the last data-in pair.
- 5. A10 is LOW with the WRITE command (auto precharge is disabled).
- 6. The number of clock cycles required to meet ^tWTR is either 2 or ^tWTR/^tCK, whichever is greater.
- 7. ^tWTR is required for any READ following a WRITE to the same device, but it is not required between module ranks.
- 8. Subsequent rising DQS signals must align to the clock within ^tDQSS.



Figure 40: WRITE-to-PRECHARGE




DON'T CARE TRANSITIONING DATA

- 1. DI b = data-in for column b.
- 2. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 3. BL = 4, CL = 3, AL = 0; thus, WL = 2.
- 4. ^tWR is referenced from the first positive CK edge after the last data-in pair.
- 5. The PRECHARGE and WRITE commands are to the same bank. However, the PRECHARGE and WRITE commands may be to different banks, in which case ^tWR is not required and the PRECHARGE command could be applied earlier.
- 6. A10 is LOW with the WRITE command (auto precharge is disabled).
- 7. PRE = PRECHARGE command.
- 8. Subsequent rising DQS signals must align to the clock within ^tDQSS.




Figure 41: Bank Write - without Auto Precharge



- 1. DI n = data-in from column n; subsequent elements are applied in the programmed order.
- 2. BL = 4, AL = 0, and WL = 2 in the case shown.
- 3. Disable auto precharge.
- 4. "Don't Care" if A10 is HIGH at T9.
- 5. PRE = PRECHARGE, ACT = ACTIVE, RA = row address, BA = bank address.
- 6. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 7. ^tDSH is applicable during ^tDQSS (MIN) and is referenced from CK T5 or T6.
- 8. ^tDSS is applicable during ^tDQSS (MAX) and is referenced from CK T6 or T7.
- 9. Subsequent rising DQS signals must align to the clock within ^tDQSS.




Figure 42: Bank Write - with Auto Precharge



- 1. DI n = data-in from column n; subsequent elements are applied in the programmed order.
- 2. BL = 4, AL = 0, and WL = 2 in the case shown.
- 3. Enable auto precharge.
- 4. ACT = ACTIVE, RA = row address, BA = bank address.
- 5. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 6. ^tDSH is applicable during ^tDQSS (MIN) and is referenced from CK T5 or T6.
- 7. ^tDSS is applicable during ^tDQSS (MAX) and is referenced from CK T6 or T7.
- 8. WR is programmed via MR[11, 10, 9] and is calculated by dividing ^tWR (in nanoseconds) by ^tCK and rounding up to the next integer value.
- 9. Subsequent rising DQS signals must align to the clock within ^tDQSS.




Figure 43: WRITE - DM Operation



- 1. DI n = data-in from column n; subsequent elements are applied in the programmed order.
- 2. Burst length = 4, AL = 1, and WL = 2 in the case shown.
- 3. Disable auto precharge.
- 4. "Don't Care" if A10 is HIGH at T11.
- 5. PRE = PRECHARGE, ACT = ACTIVE, RA = row address, BA = bank address.
- 6. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 7. ^tDSH is applicable during ^tDQSS (MIN) and is referenced from CK T6 or T7.
- 8. ^tDSS is applicable during ^tDQSS (MAX) and is referenced from CK T7 or T8.
- 9. ^tWR starts at the end of the data burst regardless of the data mask condition.
- 10. Subsequent rising DQS signals must align to the clock within [†]DQSS.



Figure 44: Data Input Timing



Notes.

- 1. ^tDSH (MIN) generally occurs during ^tDQSS (MIN).
- 2. ^tDSS (MIN) generally occurs during ^tDQSS (MAX).
- 3. WRITE command issued at T0.
- 4. For x16, LDQS controls the lower byte and UDQS controls the upper byte.
- 5. WRITE command with WL = 2 (CL = 3, AL = 0) issued at T0.
- 6. Subsequent rising DQS signals must align to the clock within ^tDQSS.



PRECHARGE Command


The PRECHARGE command, illustrated in Figure 45, is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (^tRP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

PRECHARGE Operation

Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA2–BA0 select the bank. Otherwise BA2–BA0 are treated as "Don't Care."

When all banks are to be precharged, inputs BA2–BA0 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. ^tRPA timing applies when the PRECHARGE (ALL) command is issued, regardless of the number of banks already open or closed. If a single-bank PRECHARGE command is issued, ^tRP timing applies. ^tRPA (MIN) applies to all 8-bank DDR2 devices.

Figure 45: PRECHARGE Command



Notes: 1. BA = bank address (if A10 is LOW; otherwise "Don't Care").






SELF REFRESH Command

The SELF REFRESH command can be used to retain data in the DDR2 SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR2 SDRAM retains data without external clocking. All power supply inputs (including VREF) must be maintained at valid levels upon entry/exit *and* during SELF REFRESH operation

The SELF REFRESH command is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering self refresh and is automatically enabled upon exiting self refresh (200 clock cycles must then occur before a READ command can be issued). The differential clock should remain stable and meet t CKE specifications at least 1 x t CK after entering self refresh mode. All command and address input signals except CKE are "Don't Care" during self refresh.

The procedure for exiting self refresh requires a sequence of commands. First, the differential clock must be stable and meet ^tCK specifications at least 1 x ^tCK prior to CKE going back HIGH. Once CKE is HIGH (^tCKE [MIN] has been satisfied with four clock registrations), the DDR2 SDRAM must have NOP or DESELECT commands issued for ^tXSNR because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOP or DESELECT commands for 200 clock cycles before applying any other command.






- 1. Clock must be stable and meeting ^tCK specifications at least 1 x ^tCK after entering self refresh mode and at least 1 x ^tCK prior to exiting self refresh mode.
- 2. Device must be in the all banks idle state prior to entering self refresh mode.
- 3. ^tXSNR is required before any non-READ command can be applied.
- 4. ^tXSRD (200 cycles of CK) is required before a READ command can be applied at state Td0.
- 5. REF = REFRESH command.
- 6. Self refresh exit is asynchronous; however, ^tXSNR and ^tXSRD timing starts at the first rising clock edge where CKE HIGH satisfies ^tISXR.
- 7. NOP or DESELECT commands are required prior to exiting self refresh until state Tc0, which allows any non-READ command.
- 8. ODT must be disabled and RTT off (^tAOFD and ^tAOFPD have been satisfied) prior to entering SELF REFRESH at state T1.
- 9. Once self refresh has been entered, ^tCKE (MIN) must be satisfied prior to exiting self refresh.
- 10. CKE must stay HIGH until ^tXSRD is met; however, if self refresh is being re-entered, CKE may go back LOW after ^tXSNR is satisfied.
- 11. Once exiting SELF REFRESH, ODT must remain LOW until ^tXSRD is satisfied.



REFRESH Command

REFRESH is used during normal operation of the DDR2 SDRAM and is analogous to CAS#-Before-RAS# (CBR) REFRESH. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an REFRESH command. The 1Gb DDR2 SDRAM requires REFRESH cycles at an average interval of 7.8125 μ s (MAX). To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight REFRESH commands can be posted (to defer issuing REFRESH commands) to any given DDR2 SDRAM, meaning that the maximum absolute interval between any REFRESH command and the next REFRESH command is $9 \times 7.8125\mu$ s (70.3 μ s; 3.9 μ s for high-temperature operation). The refresh period begins when the REFRESH command is registered and ends ^tRFC (MIN) later.

Figure 47: Refresh Mode



- 1. PRE = PRECHARGE, ACT = ACTIVE, AR = REFRESH, RA = row address, BA = bank address.
- 2. NOP commands are shown for ease of illustration; other valid commands may be possible at these times. CKE must be active during clock positive transitions.
- 3. "Don't Care" if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks).
- 4. DM, DQ, and DQS signals are all "Don't Care"/High-Z for operations shown.
- 5. The second REFRESH is not required and is only shown as an example of two back-to-back REFRESH commands.



Power-Down Mode

DDR2 SDRAMs support multiple power-down modes that allow significant power savings over normal operating modes. CKE is used to enter and exit different power-down modes. Power-down entry and exit timings are shown in Figure 48 on page 70. Detailed power-down entry conditions are shown in Figures 49 through 56. The CKE Truth Table, Table 12, is shown on page 71.

DDR2 SDRAMs require CKE to be registered HIGH (active) at all times that an access is in progress—from the issuing of a READ or WRITE command until completion of the burst. Thus, a clock suspend is not supported. For READs, a burst completion is defined when the read postamble is satisfied; for WRITEs, a burst completion is defined when the write postamble and ^tWR or ^tWTR are satisfied, as shown in Figures 51 and 52 on page 73. The number of clock cycles required to meet ^tWTR is either two or ^tWTR/^tCK, whichever is greater.


Power-down mode (see Figure 48 on page 70) is entered when CKE is registered LOW coincident with a NOP or DESELECT command. CKE is not allowed to go LOW during a mode register or extended mode register command time, or while a READ or WRITE operation is in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down. If power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK, CK#, ODT, and CKE. For maximum power savings, the DLL is frozen during precharge power-down. Exiting active power-down requires the device to be at the same voltage and frequency as when it entered power-down. Exiting precharge power-down requires the device to be at the same voltage as when it entered power-down; however, the clock frequency is allowed to change. See "Precharge Power-Down Clock Frequency Change" on page 76.

The maximum duration for either active or precharge power-down is limited by the refresh requirements of the device ^tRFC (MAX). The minimum duration for power-down entry and exit is limited by the ^tCKE (MIN) parameter. While in power-down mode, CKE LOW, a stable clock signal, and stable power supply signals must be maintained at the inputs of the DDR2 SDRAM, while all other input signals are "Don't Care" except ODT. Detailed ODT timing diagrams for different power-down modes are shown in Figures 59 through 66.

The power-down state is synchronously exited when CKE is registered HIGH (in conjunction with an NOP or DESELECT command), as shown in Figure 48 on page 70.



Figure 48: Power-Down



- 1. If this command is a PRECHARGE (or if the device is already in the idle state), then the power-down mode shown is precharge power-down. If this command is an ACTIVE (or if at least one row is already active), then the power-down mode shown is active power-down.
- 2. No column accesses are allowed to be in progress at the time power-down is entered. If the DLL was not in a locked state when CKE went LOW, the DLL must be reset after exiting power-down mode for proper READ operation.
- 3. [†]CKE (MIN) of three clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the three clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of [†]IS + 2 x [†]CK + [†]IH. CKE must not transition during its [†]IS and [†]IH window.
- ^tXP timing is used for exit precharge power-down and active power-down to any non-READ command.
- 5. ^tXARD timing is used for exit active power-down to READ command if fast exit is selected via MR (bit 12 = 0).
- 6. ^tXARDS timing is used for exit active power-down to READ command if slow exit is selected via MR (bit 12 = 1).



Table 12: CKE Truth Table


Notes 1-3, 12

	CKE				
Current State	Previous Cycle (n-1)	Current Cycle (<i>n</i>)	Command (<i>n</i>) CS#, RAS#, CAS#, WE#	Action (<i>n</i>)	Notes
Power-down	L	L	Х	Maintain power-down	13, 14
	L	Н	DESELECT or NOP	Power-down exit	4, 8
Self refresh	L	L	Х	Maintain self refresh	14
	L	Н	DESELECT or NOP	Self refresh exit	4, 5, 9
Bank(s) active	Н	L	DESELECT or NOP	Active power-down entry	4, 8, 10, 11
All banks idle	Н	L	DESELECT or NOP	Precharge power-down entry	4, 8, 10
	Н	L	REFRESH	Self refresh entry	6, 9, 11
	Н Н		Shown in Ta	able 6 on page 34	7

- 1. CKE (n) is the logic state of CKE at clock edge n; CKE (n-1) was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR2 SDRAM immediately prior to clock edge n.
- 3. Command (n) is the command registered at clock edge n, and action (n) is a result of command (n).
- 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- On self refresh exit, DESELECT or NOP commands must be issued on every clock edge occurring during the ^tXSNR period. READ commands may be issued only after ^tXSRD (200 clocks) is satisfied.
- 6. Self refresh mode can only be entered from the all banks idle state.
- 7. Must be a legal command, as defined in Table 6 on page 34.
- 8. Valid commands for power-down entry and exit are NOP and DESELECT only.
- 9. Valid commands for self refresh exit are NOP and DESELECT only.
- 10. Power-down and self refresh can not be entered while READ or WRITE operations, LOAD MODE operations, or PRECHARGE operations are in progress. See "Power-Down Mode" on page 69 and See "SELF REFRESH Command" on page 66 for a list of detailed restrictions.
- 11. Minimum CKE HIGH time is ^tCKE = 3 x ^tCK. Minimum CKE LOW time is ^tCKE = 3 x ^tCK. This requires a minimum of 3 clock cycles of registration.
- 12. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh. See "ODT Timing" on page 79 for more details and specific restrictions.
- 13. Power-down modes do not perform any REFRESH operations. The duration of power-down mode is therefore limited by the refresh requirements.
- 14. "X" means "Don't Care" (including floating around VREF) in self refresh and power-down. However, ODT must be driven HIGH or LOW in power-down if the ODT function is enabled via EMR(1).




Figure 49: READ to Power-Down or Self Refresh Entry



- Notes: 1. Power-down or self refresh entry may occur after the READ burst completes.
 - 2. In the example shown, READ burst completes at T5; earliest power-down or self refresh entry is at T6.


READ with Auto Precharge to Power-Down or Self Refresh Entry Figure 50:



- 1. Power-down or self refresh entry may occur after the READ burst completes.
- 2. In the example shown, READ burst completes at T5; earliest power-down or self refresh entry is at T6.




Figure 51: WRITE to Power-Down or Self-Refresh Entry



Notes: 1. Power-down or self refresh entry may occur after the WRITE burst completes.


Figure 52: WRITE with Auto Precharge to Power-Down or Self Refresh Entry



- 1. WR is programmed through MR[9, 10, 11] and represents (${}^{t}WR$ [MIN] ns / ${}^{t}CK$) rounded up to next integer ${}^{t}CK$.
- Internal PRECHARGE occurs at Ta0 when WR has completed; power-down entry may occur 1 x ^tCK later at Ta1, prior to ^tRP being satisfied.




Figure 53: REFRESH Command to Power-Down Entry



Notes: 1. The earliest precharge power-down entry may occur is at T2 which is 1 x ^tCK after the REFRESH command. Precharge power down entry occurs prior to ^tRFC (MIN) being satisfied.


Figure 54: ACTIVE Command to Power-Down Entry



Notes: 1. The earliest active power-down entry may occur is at T2, which is 1 x ^tCK after the ACTIVE command. Active power-down entry occurs prior to ^tRCD (MIN) being satisfied.




Figure 55: PRECHARGE Command to Power-Down Entry



Notes: 1. The earliest precharge power-down entry may occur is at T2, which is 1 x ^tCK after the PRE-CHARGE command. Precharge power-down entry occurs prior to ^tRP (MIN) being satisfied.

Figure 56: LOAD MODE Command to Power-Down Entry



Notes: 1. The earliest precharge power-down entry is at T3, which is after ^tMRD is satisfied.


- 2. All banks must be in the precharged state and ^tRP met prior to issuing LM command.
- 3. Valid address for LM command includes MR, EMR, EMR(2), and EMR(3) registers.



Precharge Power-Down Clock Frequency Change

When the DDR2 SDRAM is in precharge power-down mode, ODT must be turned off and CKE must be at a logic LOW level. A minimum of two differential clock cycles must pass after CKE goes LOW before clock frequency may change. The device input clock frequency is allowed to change only within minimum and maximum operating frequencies specified for the particular speed grade. During input clock frequency change, ODT and CKE must be held at stable LOW levels. Once the input clock frequency is changed, new stable clocks must be provided to the device before precharge power-down may be exited, and DLL must be reset via EMR after precharge power-down exit. Depending on the new clock frequency, an additional LM command might be required to appropriately set the WR MR[11, 10, 9]. During the DLL relock period of 200 cycles, ODT must remain off. After the DLL lock time, the DRAM is ready to operate with a new clock frequency.

Figure 57: Input Clock Frequency Change During Precharge Power-Down Mode



- 1. If this command is a PRECHARGE (or if the device is already in the idle state), then the power-down mode shown is precharge power-down, which is required prior to the clock frequency change.
- 2. A minimum of 2 x ^tCK is required after entering precharge power-down prior to changing clock frequencies.
- 3. Once the new clock frequency has changed and is stable, a minimum of 1 x ^tCK is required prior to exiting precharge power-down.
- 4. Minimum CKE HIGH time is ^tCKE = 3 x ^tCK. Minimum CKE LOW time is ^tCKE = 3 x ^tCK. This requires a minimum of three clock cycles of registration.



RESET Function

(CKE LOW Anytime)


DDR2 SDRAM applications may go into a reset state anytime during normal operation. If an application enters a reset condition, CKE is used to ensure the DDR2 SDRAM device resumes normal operation after re-initializing. All data will be lost during a reset condition; however, the DDR2 SDRAM device will continue to operate properly if the following conditions outlined in this section are satisfied.

The reset condition defined here assumes all supply voltages (VDD, VDDQ, VDDL, and VREF) are stable and meet all DC specifications prior to, during, and after the RESET operation. All other input pins of the DDR2 SDRAM device are a "Don't Care" during RESET with the exception of CKE.

If CKE asynchronously drops LOW during any valid operation (including a READ or WRITE burst), the memory controller must satisfy the timing parameter ^tDELAY before turning off the clocks. Stable clocks must exist at the CK, CK# inputs of the DRAM before CKE is raised HIGH, at which time the normal initialization sequence must occur. See "Initialization" on page 22. The DDR2 SDRAM device is now ready for normal operation after the initialization sequence. Figure 58 on page 78 shows the proper sequence for a RESET operation.



Figure 58: RESET Function



- 1. Either NOP or DESELECT command may be applied.
- 2. PRE = PRECHARGE command.
- 3. DM represents DM for x4/x8 configuration and UDM, LDM for x16 configuration. DQS represents DQS, DQS#, UDQS, UDQS#, LDQS, LDQS#, RDQS# for the appropriate configuration (x4, x8, x16).
- 4. Initialization timing is shown in Figure 9 on page 22.
- 5. In certain cases where a READ cycle is interrupted, CKE going HIGH may result in the completion of the burst.
- 6. VDD, VDDL, VDDQ, VTT, and VREF must be valid at all times.



ODT Timing

Once a 12ns delay (^tMOD) has been satisfied, and after the ODT function has been enabled via the EMR LOAD MODE command, ODT can be accessed under two timing categories. ODT will operate in either synchronous mode or asynchronous mode, depending on the state of CKE. ODT can switch anytime except during self refresh mode and a few clocks after being enabled via EMR, as shown in Figure 59 on page 80.

There are two timing categories for ODT—turn-on and turn-off. During active mode (CKE HIGH) and fast-exit power-down mode (any row of any bank open, CKE LOW, MR[12 = 0]), ^tAOND, ^tAON, ^tAOFD, and ^tAOF timing parameters are applied, as shown in Figure 61 on page 81 and Table 13 on page 81.

During slow-exit power-down mode (any row of any bank open, CKE LOW, MR[12] = 1) and precharge power-down mode (all banks/rows precharged and idle, CKE LOW), ^tAONPD and ^tAOFPD timing parameters are applied, as shown in Figure 62 on page 82 and Table 14 on page 82.

ODT turn-off timing, prior to entering any power-down mode, is determined by the parameter ^tANPD (MIN), as shown in Figure 63 on page 83. At state T2, the ODT HIGH signal satisfies ^tANPD (MIN) prior to entering power-down mode at T5. When ^tANPD (MIN) is satisfied, ^tAOFD and ^tAOF timing parameters apply. Figure 63 on page 83 also shows the example where ^tANPD (MIN) is **not** satisfied since ODT HIGH does not occur until state T3. When ^tANPD (MIN) is **not** satisfied, ^tAOFPD timing parameters apply.


ODT turn-on timing prior to entering any power-down mode is determined by the parameter ^tANPD, as shown in Figure 64 on page 84. At state T2, the ODT HIGH signal satisfies ^tANPD (MIN) prior to entering power-down mode at T5. When ^tANPD (MIN) is satisfied, ^tAOND and ^tAON timing parameters apply. Figure 64 also shows the example where ^tANPD (MIN) is **not** satisfied since ODT HIGH does not occur until state T3. When ^tANPD (MIN) is **not** satisfied, ^tAONPD timing parameters apply.

ODT turn-off timing after exiting any power-down mode is determined by the parameter ^tAXPD (MIN), as shown in Figure 65 on page 85. At state Ta1, the ODT LOW signal satisfies ^tAXPD (MIN) after exiting power-down mode at state T1. When ^tAXPD (MIN) is satisfied, ^tAOFD and ^tAOF timing parameters apply. Figure 65 also shows the example where ^tAXPD (MIN) is **not** satisfied since ODT LOW occurs at state Ta0. When ^tAXPD (MIN) is **not** satisfied, ^tAOFPD timing parameters apply.

ODT turn-on timing after exiting either slow-exit power-down mode or precharge power-down mode is determined by the parameter ^tAXPD (MIN), as shown in Figure 66 on page 86. At state Ta1, the ODT HIGH signal satisfies ^tAXPD (MIN) after exiting power-down mode at state T1. When ^tAXPD (MIN) is satisfied, ^tAOND and ^tAON timing parameters apply. Figure 66 also shows the example where ^tAXPD (MIN) is *not* satisfied since ODT HIGH occurs at state Ta0. When ^tAXPD (MIN) is *not* satisfied, ^tAONPD timing parameters apply.




Figure 59: ODT Timing for Entering and Exiting Power-Down Mode



MRS Command to ODT Update Delay

During normal operation, the value of the effective termination resistance can be changed with an EMRS set command. ^tMOD (MAX) updates the RTT setting.

Figure 60: Timing for MRS Command to ODT Update Delay



- 1. LM command directed to mode register, which updates the information in EMR(1)[A6, A2], i.e., RTT (nominal).
- To prevent any impedance glitch on the channel, the following conditions must be met:
 ^tAOFD must be met before issuing the LM command; ODT must remain LOW for the entire duration of the ^tMOD window, until ^tMOD is met.



Figure 61: ODT Timing for Active or Fast-Exit Power-Down Mode




Table 13: DDR2-400/533 ODT Timing for Active and Fast-Exit Power-Down Modes

Parameter	Symbol	Min	Max	Units
ODT turn-on delay	^t AOND	2	2	^t CK
ODT turn-on	^t AON	^t AC (MIN)	^t AC (MAX) + 1,000	ps
ODT turn-off delay	^t AOFD	2.5	2.5	^t CK
ODT turn-off	^t AOF	^t AC (MIN)	^t AC (MAX) + 600	ps

1. The half-clock of [†]AOFD's 2.5 [†]CK assumes a 50/50 clock duty cycle. This half-clock value must be derated by the amount of half-clock duty cycle error. For example, if the clock duty cycle was 47/53, [†]AOFD would actually be 2.5 - 0.03, or 2.47, for [†]AOF (MIN) and 2.5 + 0.03, or 2.53, for [†]AOF (MAX).



Figure 62: ODT Timing for Slow-Exit or Precharge Power-Down Modes




Table 14: DDR2-400/533 ODT Timing for Slow-Exit and Precharge Power-Down Modes

Parameter	Symbol	Min	Max	Units
ODT turn-on (power-down mode)	^t AONPD	^t AC (MIN) + 2,000	2 x ^t CK + ^t AC (MAX) + 1,000	ps
ODT turn-off (power-down mode)	^t AOFPD	^t AC (MIN) + 2,000	2.5 x ^t CK + ^t AC (MAX) + 1,000	ps



Figure 63: ODT Turn-off Timings When Entering Power-Down Mode




Table 15: DDR2-400/533 ODT Turn-off Timings When Entering Power-Down Mode

Parameter	Symbol	Min	Max	Units
ODT turn-off delay	^t AOFD	2.5	2.5	^t CK
ODT turn-off	^t AOF	^t AC (MIN)	^t AC (MAX) + 600	ps
ODT turn-off	^t AOFPD	^t AC (MIN) +	2.5 x ^t CK + ^t AC	ps
(power-down mode)		2,000	(MAX) + 1,000	
ODT to power-down entry latency	^t anpd	3		^t CK

1. The half-clock of ^tAOFD's 2.5 ^tCK assumes a 50/50 clock duty cycle. This half-clock value must be derated by the amount of half-clock duty cycle error. For example, if the clock duty cycle was 47/53, ^tAOFD would actually be 2.5 - 0.03, or 2.47, for ^tAOF (MIN) and 2.5 + 0.03, or 2.53, for ^tAOF (MAX).



Figure 64: ODT Turn-On Timing When Entering Power-Down Mode




Table 16: DDR2-400/533 ODT Turn-On Timing When Entering Power-Down Mode

Parameter	Symbol	Min	Max	Units
ODT turn-on delay	^t AOND	2	2	^t CK
ODT turn-on	^t AON	tAC (MIN)	^t AC (MAX) + 1,000	ps
ODT turn-on	^t AONPD	^t AC (MIN) +	2 x ^t CK + ^t AC	ps
(power-down mode)		2,000	(MAX) + 1,000	
ODT to power-down entry latency	^t ANPD	3		^t CK



Figure 65: ODT Turn-Off Timing When Exiting Power-Down Mode




Table 17: DDR2-400/533 ODT Turn-Off Timing When Exiting Power-Down Mode

Parameter	Symbol	Min	Max	Units
ODT turn-off delay	^t AOFD	2.5	2.5	^t CK
ODT turn-off	^t AOF	tAC (MIN)	^t AC (MAX) + 600	ps
ODT turn-off	^t AOFPD	^t AC (MIN) +	2.5 x ^t CK + ^t AC	ps
(power-down mode)		2,000	(MAX) + 1,000	
ODT to power-down exit latency	^t AXPD	8		^t CK

1. The half-clock of ^tAOFD's 2.5 ^tCK assumes a 50/50 clock duty cycle. This half-clock value must be derated by the amount of half-clock duty cycle error. For example, if the clock duty cycle was 47/53, ^tAOFD would actually be 2.5 - 0.03, or 2.47, for ^tAOF (MIN) and 2.5 + 0.03, or 2.53, for ^tAOF (MAX).



Figure 66: ODT Turn-On Timing When Exiting Power-Down Mode




Table 18: DDR2-400/533 ODT Turn-On Timing When Exiting Power-Down Mode

Parameter	Symbol	Min	Max	Units
ODT turn-on delay	^t AOND	2	2	^t CK
ODT turn-on	^t AON	tAC (MIN)	^t AC (MAX) + 1,000	ps
ODT turn-on (power-down mode)	^t AONPD	^t AC (MIN) + 2,000	2 x ^t CK + ^t AC (MAX) + 1,000	ps
ODT to power-down exit latency	^t AXPD	8		^t CK



Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 19: Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
VDD supply voltage relative to Vss	VDD	-1.0	2.3	V	1
VDDQ supply voltage relative to VssQ	VDDQ	-0.5	2.3	V	1, 2
VDDL supply voltage relative to VssL	VDDL	-0.5	2.3	V	1
Voltage on any ball relative to Vss	Vin, Vout	-0.5	2.3	V	3
Input leakage current; any input $0V \le VIN \le VDD$; all other balls not under test = $0V$)	I _I	- 5	5	μA	
Output leakage current; 0V ≤ VOUT ≤ VDDQ; DQ and ODT disabled	I _{OZ}	- 5	5	μA	
VREF leakage current; VREF = Valid VREF level	$I_{V_{REF}}$	-2	2	μΑ	

- Notes: 1. VDD, VDDQ, and VDDL must be within 300mV of each other at all times.
 - 2. VREF \leq 0.6 x VDDQ; however, VREF may be \geq VDDQ provided that VREF \leq 300mV.
 - 3. Voltage on any I/O may not exceed voltage on VDDQ.

Temperature and Thermal Impedance

It is imperative that the DDR2 SDRAM device's temperature specifications, shown in Table 20 on page 88, be maintained in order to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. The thermal impedances are listed in Table 21 on page 88 for the applicable and available die revision and packages.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications," prior to using the thermal impedances listed below. For designs that are expected to last several years and require the flexibility to use several designs, consider using final target theta values, rather than existing values, to account for larger thermal impedances.

The DDR2 SDRAM device's safe junction temperature range can be maintained when the T_{CASE} (T_C) specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required in order to satisfy the case temperature specifications.



Table 20: Temperature Limits

Parameter	Symbol	Min	Max	Units	Notes
Storage temperature	T _{STG}	-55	100	°C	1
Operating temperature – commercial	T _C	0	85	°C	2, 3
Operating temperature – industrial	T _C	-40	95	°C	2, 3, 4
	T _{AMB}	-40	85	°C	4, 5

- MAX storage case temperature; T_{STG} is measured in the center of the package, as shown in Figure 67. This case temperature limit is allowed to be exceeded briefly during package reflow, as noted in Micron technical note TN-00-15, "Recommended Soldering Parameters."
- 2. MAX operating case temperature; T_C is measured in the center of the package, as shown in Figure 67.
- 3. Device functionality is not guaranteed if the device exceeds maximum $T_{\mathbb{C}}$ during operation.
- 4. Both temperature specifications must be satisfied.
- 5. Operating ambient temperature surrounding the package.

Table 21: Thermal Impedance

Die Rev	Package	Substrate	θ JA (°C/W) Airflow = 0m/s	θ JA (°C/W) Airflow = 1m/s	θ JA (°C/W) Airflow = 2m/s	θ JB (°C/W)	θ JC (°C/W)
A^1	92-ball	2-layer	38.3	25.3	21.3	11.8	1.7
		4-layer	24.7	18.1	16.0	10.8	
D^1	68-ball	2-layer	46.6	33.5	28.7	18.3	2.5
		4-layer	32.8	26.1	23.3	18.0	
	84-ball	2-layer	46.6	33.5	28.7	18.3	2.5
		4-layer	32.8	26.1	23.3	18.0	
Last shrink	68-ball	2-layer	60.0	48.0	45.0	22.0	6.0
target ²		4-layer	39.0	34.0	32.0	22.0	
	84-ball	2-layer	55.0	42.0	37.0	22.0	6.0
		4-layer	38.0	32.0	30.0	21.0	


Notes:


1. Thermal resistance data is based on a number of samples from multiple lots and should be viewed as a typical number.

Test Point

2. This is an estimate; simulated number and actual results could vary.

Figure 67: Example Temperature Test Point Location





16.50



AC and DC Operating Conditions

Table 22: Recommended DC Operating Conditions (SSTL_18)

All voltages referenced to Vss

Parameter	Symbol	Min	Nom	Max	Units	Notes
Supply voltage	VDD	1.7	1.8	1.9	V	1, 5
VDDL supply voltage	VDDL	1.7	1.8	1.9	V	4, 5
I/O supply voltage	VddQ	1.7	1.8	1.9	V	4, 5
I/O reference voltage	Vref(DC)	0.49 x VDDQ	0.50 x VDDQ	0.51 x VDDQ	V	2
I/O termination voltage (system)	VTT	VREF(DC) - 40	Vref(DC)	VREF(DC) + 40	mV	3

Notes:

- 1. VDD and VDDO must track each other. VDDO must be < VDD.
- 2. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±1 percent of the DC value. Peak-to-peak AC noise on VREF may not exceed ±2 percent of VREF(DC). This measurement is to be taken at the nearest VREF bypass capacitor.
- 3. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.
- 4. VDDQ tracks with VDD; VDDL tracks with VDD.
- 5. VssQ = VssL = Vss.

Table 23: ODT DC Electrical Characteristics

All voltages referenced to Vss

Parameter	Symbol	Min	Nom	Max	Units	Notes
RTT effective impedance value for 75Ω setting EMR (A6, A2) = 0, 1	RTT1(EFF)	60	75	90	Ω	1, 3
RTT effective impedance value for 150Ω setting EMR (A6, A2) = 1, 0	RTT2(EFF)	120	150	180	Ω	1, 3
RTT effective impedance value for 50Ω setting EMR (A6, A2) = 1, 1	RTT3(EFF)	40	50	60	Ω	1, 3
Deviation of VM with respect to VDDQ/2	ΔVM	-6		6	%	2

Notes: 1. RTT1(EFF) and RTT2(EFF) are determined by separately applying VIH(Ac) and VIL(Ac) to the ball being tested, and then measuring current, I(VIH(Ac)), and I(VIL(Ac)), respectively.

(EQ 1)

$$RTT(EFF) = \frac{VIH(AC)-VIL(AC)}{I(VIH(AC))-I(VIL(AC))}$$

2. Measure voltage (VM) at tested ball with no load.

(EQ 2)

$$\Delta VM = \left(\frac{2 \times VM}{VDDO} - 1\right) \times 100$$

3. IT device minimum values are derated by six percent when device operates between –40°C and 0°C (T_C).



Input Electrical Characteristics and Operating Conditions

Table 24: Input DC Logic Levels

All voltages referenced to Vss


Parameter	Symbol	Min	Max	Units
Input HIGH (logic 1) voltage	VIH(DC)	VREF(DC) + 125	VDDQ + 300	mV
Input LOW (logic 0) voltage	VIL(DC)	-300	VREF(DC) - 125	mV

Table 25: Input AC Logic Levels

All voltages referenced to Vss

Parameter	Symbol	Min	Max	Units
Input HIGH (logic 1) voltage (-5E/-37E)	VIH(AC)	VREF(DC) + 250	-	mV
Input HIGH (logic 1) voltage (-3/-3E/-25/-25E)	VIH(AC)	VREF(DC) + 200	-	mV
Input LOW (logic 0) voltage (-5E/-37E)	VIL(AC)	-	Vref(dc) - 250	mV
Input LOW (logic 0) voltage (-3/-3E/-25/-25E)	VIL(AC)	-	VREF(DC) - 200	mV

Figure 68: Single-Ended Input Signal Levels



Notes: 1. Numbers in diagram reflect nominal values.

Table 26: Differential Input Logic Levels


All voltages referenced to Vss

Parameter	Symbol	Min	Max	Units	Notes
DC input signal voltage	VIN(DC)	-300	VDDQ + 300	mV	1
DC differential input voltage	VID(DC)	250	VDDQ + 600	mV	2
AC differential input voltage	VID(AC)	500	VDDQ + 600	mV	3
AC differential cross-point voltage	Vix(AC)	0.50 x VDDQ - 175	0.50 x VDDQ + 175	mV	4
Input midpoint voltage	Vmp(dc)	850	950	mV	5

Notes:

- 1. VIN(DC) specifies the allowable DC execution of each input of differential pair such as CK, CK#, DQS, DQS#, LDQS, LDQS#, UDQS, UDQS#, and RDQS, RDQS#.
- 2. VID(DC) specifies the input differential voltage | VTR VCP | required for switching, where VTR is the true input (such as CK, DQS, LDQS, UDQS) level and VCP is the complementary input (such as CK#, DQS#, LDQS#, UDQS#). The minimum value is equal to VIH(DC) VIL(DC). Differential input signal levels are shown in Figure 69.
- 3. VID(AC) specifies the input differential voltage | VTR VCP | required for switching, where VTR is the true input (such as CK, DQS, LDQS, UDQS, RDQS) level and VCP is the complementary input (such as CK#, DQS#, LDQS#, UDQS#, RDQS#). The minimum value is equal to VIH(AC) VIL(AC), as shown in Table 25 on page 90.
- 4. The typical value of Vix(Ac) is expected to be about 0.5 x VDDQ of the transmitting device and Vix(Ac) is expected to track variations in VDDQ. Vix(Ac) indicates the voltage at which differential input signals must cross, as shown in Figure 69.
- 5. VMP(DC) specifies the input differential common mode voltage (VTR + VCP)/2 where VTR is the true input (CK, DQS) level and VCP is the complementary input (CK#, DQS#). VMP(DC) is expected to be approximately 0.5 x VDDQ.

Figure 69: Differential Input Signal Levels



- 1. This provides a minimum of 850mV to a maximum of 950mV and is expected to be VDDQ/2.
- 2. TR and CP must cross in this region.
- 3. TR and CP must meet at least VID(DC) MIN when static and is centered around VMP(DC).
- 4. TR and CP must have a minimum 500mV peak-to-peak swing.
- 5. TR and CP may not be more positive than VDDQ + 0.3V or more negative than Vss 0.3V.
- 6. For AC operation, all DC clock requirements must also be satisfied.
- 7. Numbers in diagram reflect nominal values (VDDQ = 1.8V).
- 8. TR represents the CK, DQS, RDQS, LDQS, and UDQS signals; CP represents CK#, DQS#, RDQS#, LDQS#, and UDQS# signals.



1Gb: x4, x8, x16 DDR2 SDRAM **Input Electrical Characteristics and Operating Conditions**

Table 27: AC Input Test Conditions

Parameter	Symbol	Min	Max	Units	Notes
Input setup timing measurement reference level BA2-BA0, A0-A12 A0-A13 (A12 x16) A0-A13 A0-A14, CS#, RAS#, CAS#, WE#, ODT, DM, UDM, LDM, and CKE	VRS	See No	ote 2		1, 2, 7,
Input hold timing measurement reference level BA2–BA0, A0–A12 A0–A13 (A12 x16) A0–A13 A0–A14, CS#, RAS#, CAS#, WE#, ODT, DM, UDM, LDM, and CKE	Vrh	See No	ote 3		1, 3, 7,
Input timing measurement reference level (single-ended) DQS for x4, x8; UDQS, LDQS for x16	Vref(dc)	VDDQ x 0.49	VDDQ x 0.51	V	1, 4, 7, 8
Input timing measurement reference level (differential) CK, CK# for x4, x8, x16 DQS, DQS# for x4, x8; RDQS, RDQS# for x8 UDQS, UDQS#, LDQS, LDQS# for x16	V RD	Vıx(AC)	V	1, 5, 6, 7, 9

- Notes: 1. All voltages referenced to Vss.
 - 2. Input waveform setup timing (^tIS_b) is referenced from the input signal crossing at the VIH(Ac) level for a rising signal and VIL(Ac) for a falling signal applied to the device under test, as shown in Figure 78 on page 107.
 - 3. Input waveform hold (^tIH_b) timing is referenced from the input signal crossing at the VIL(DC) level for a rising signal and VIH(DC) for a falling signal applied to the device under test, as shown in Figure 78 on page 107.
 - 4. Input waveform setup timing (^tDS) and hold timing (^tDH) for single-ended data strobe is referenced from the crossing of DQS, UDQS, or LDQS through the VREF level applied to the device under test, as shown in Figure 80 on page 108.
 - 5. Input waveform setup timing (^tDS) and hold timing (^tDH) when differential data strobe is enabled is referenced from the cross-point of DQS/DQS#, UDQS/UDQS#, or LDQS/LDQS#, as shown in Figure 79 on page 107.
 - 6. Input waveform timing is referenced to the crossing point level (VIX) of two input signals (VTR and VCP) applied to the device under test, where VTR is the "true" input signal and VCP is the complementary input signal, as shown in Figure 81 on page 108.
 - 7. See "Input Slew Rate Derating" on page 93.
 - 8. The slew rate for single-ended inputs is measured from DC-level to AC-level, (VIL(DC) to VIH(AC) on the rising edge and VIL(AC) to VIH(DC) on the falling edge. For signals referenced to VREF, the valid intersection is where the "tangent" line intersects VREF, as shown in Figures 71, 73, 75, and 77.
 - 9. The slew rate for differentially ended inputs is measured from twice the DC-level to twice the AC-level: 2 x VIL(DC) to 2 x VIH(AC) on the rising edge and 2 x VIL(AC) to 2 x VIH(DC) on the falling edge). For example, the CK/CK# would be -250mV to +500mV for CK rising edge and would be +250mV to -500mV for CK falling edge.



Input Slew Rate Derating

For all input signals, the total ^tIS (setup time) and ^tIH (hold time) required is calculated by adding the data sheet ^tIS (base) and ^tIH (base) value to the Δ^t IS and Δ^t IH derating value, respectively. Example: ^tIS (total setup time) = ^tIS (base) + Δ^t IS.

^tIS, the nominal slew rate for a rising signal, is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup nominal slew rate (^tIS) for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX.

If the actual signal is always earlier than the nominal slew rate line between shaded "VREF(DC) to AC region," use nominal slew rate for derating value (Figure 70 on page 95).

If the actual signal is later than the nominal slew rate line anywhere between shaded "VREF(DC) to AC region," the slew rate of a tangent line to the actual signal from the AC level to DC level is used for derating value (see Figure 71 on page 96).

^tIH, the nominal slew rate for a rising signal, is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). ^tIH, nominal slew rate for a falling signal, is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC).

If the actual signal is always later than the nominal slew rate line between shaded "DC to VREF(DC) region," use nominal slew rate for derating value (Figure 72 on page 97).

If the actual signal is earlier than the nominal slew rate line anywhere between shaded "DC to VREF(DC)) region," the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value (Figure 73 on page 98).

Although the total setup time might be negative for slow slew rates (a valid input signal will not have reached VIH(AC)/VIL(AC) at the time of the rising clock transition), a valid input signal is still required to complete the transition and reach VIH(AC)/VIL(AC).

For slew rates in between the values listed in Tables 28 and 29, the derating values may obtained by linear interpolation.



Table 28: DDR2-400/533 Setup and Hold Time Derating Values (tlS and tlH)

		СК	, CK# Differe	ntial Slew Ra	te		
Command/ Address Slew	2.0	//ns	1.5	V/ns	1.0	V/ns	
Rate (V/ns)	∆ ^t IS	∆ ^t IH	∆ ^t IS	∆ ^t IH	∆ ^t IS	∆ ^t IH	Units
4.0	+187	+94	+217	+124	+247	+154	ps
3.5	+179	+89	+209	+119	+239	+149	ps
3.0	+167	+83	+197	+113	+227	+143	ps
2.5	+150	+75	+180	+105	+210	+135	ps
2.0	+125	+45	+155	+75	+185	+105	ps
1.5	+83	+21	+113	+51	+143	+81	ps
1.0	0	0	+30	+30	+60	+60	ps
0.9	-11	-14	+19	+16	+49	+46	ps
0.8	-25	-31	+5	-1	+35	+29	ps
0.7	-43	-54	-13	-24	+17	+6	ps
0.6	-67	-83	-37	-53	-7	-23	ps
0.5	-110	-125	-80	-9 5	-50	-65	ps
0.4	-175	-188	-145	-158	-115	-128	ps
0.3	-285	-292	-255	-262	-225	-232	ps
0.25	-350	-375	-320	-345	-290	-315	ps
0.2	-525	-500	-495	-470	-465	-440	ps
0.15	-800	-708	-770	-678	-740	-648	ps
0.1	-1,450	-1,125	-1,420	-1,095	-1,390	-1,065	ps

Table 29: DDR2-667 Setup and Hold Time Derating Values (tlS and tlH)

		СК	, CK# Differe	ntial Slew Ra	te		
Command/ Address Slew	2.0	//ns	1.5	V/ns	1.0	V/ns	
Rate (V/ns)	Δ ^t IS	∆ ^t IH	Δ ^t IS	∆ ^t IH	Δ ^t IS	∆ ^t IH	Units
4.0	+150	+94	+180	+124	+210	+154	ps
3.5	+143	+89	+173	+119	+203	+149	ps
3.0	+133	+83	+163	+113	+193	+143	ps
2.5	+120	+75	+150	+105	+180	+135	ps
2.0	+100	+45	+160	+75	+160	+105	ps
1.5	+67	+21	+97	+51	+127	+81	ps
1.0	0	0	+30	+30	+60	+60	ps
0.9	-5	-14	+25	+16	+55	+46	ps
0.8	-13	-31	+17	-1	+47	+29	ps
0.7	-22	-54	+8	-24	+38	+6	ps
0.6	-34	-83	-4	-53	+36	-23	ps
0.5	-60	-125	-30	-95	0	-65	ps
0.4	-100	-188	-70	-158	-40	-128	ps
0.3	-168	-292	-138	-262	-108	-232	ps
0.25	-200	-375	-170	-345	-140	-315	ps
0.2	-325	-500	-295	-470	-265	-440	ps
0.15	-517	-708	-487	-678	-457	-648	ps
0.1	-1,000	-1,125	-970	-1,095	-940	-1,065	ps



Figure 70: Nominal Slew Rate for ^tIS






Figure 71: Tangent Line for ^tIS






Figure 72: Nominal Slew Rate for ^tIH






Figure 73: Tangent Line for ^tIH






Table 30: DDR2-400/533 ^tDS, ^tDH Derating Values with Differential Strobe

Notes: 1-7; all units in ps

							DQS,	DQS#	Diffe	rentia	l Slew	Rate						
DQ Slew	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8	V/ns
Rate (V/ns)	∆ ^t D S	∆ ^t D H																
2.0	125	45	125	45	125	45	-	-	-	-	-	-	-	-	-	-	-	-
1.5	83	21	83	21	83	21	95	33	-	-	-	-	-	-	-	-	-	-
1.0	0	0	0	0	0	0	12	12	24	24	-	_	-	_	-	-	-	_
0.9	-	-	-11	-14	-11	-14	1	-2	13	10	25	22	-	-	-	-	-	-
0.8	-	-	-	-	-25	-31	-13	-19	-1	-7	11	5	23	17	-	-	-	-
0.7	-	-	-	-	-	-	-31	-42	-19	-30	-7	-18	5	-6	17	6	-	-
0.6	-	-	-	-	-	-	-	-	-43	-59	-31	-47	-19	-35	-7	-23	5	-11
0.5	-	-	_	_	-	-	-	_	_	_	-74	-89	-62	-77	-50	-65	-38	-53
0.4	_	ı	-	-	-	-	-	-	-	-	-	_	-127	-140	-115	-128	-103	-116

- 1. For all input signals, the total ^tDS and ^tDH required is calculated by adding the data sheet value to the derating value listed in Table 30.
- 2. [†]DS nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. [†]DS nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between shaded "VREF(DC) to AC region," use nominal slew rate for derating value (see Figure 74). If the actual signal is later than the nominal slew rate line anywhere between shaded "VREF(DC) to AC region," the slew rate of a tangent line to the actual signal from the AC level to DC level is used for derating value (see Figure 75).
- 3. [†]DH nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). [†]DH nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF (DC). If the actual signal is always later than the nominal slew rate line between shaded "DC level to VREF(DC) region," use nominal slew rate for derating value (see Figure 76). If the actual signal is earlier than the nominal slew rate line anywhere between shaded "DC to VREF(DC) region," the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for derating value (see Figure 77).
- 4. Although the total setup time might be negative for slow slew rates (a valid input signal will not have reached ViH(Ac)/ViL(Ac) at the time of the rising clock transition), a valid input signal is still required to complete the transition and reach ViH(Ac)/ViL(Ac).
- 5. For slew rates between the values listed in this table, the derating values may be obtained by linear interpolation.
- 6. These values are typically not subject to production test. They are verified by design and characterization.
- 7. Single-ended DQS requires special derating. The values in Table 32 are the DQS single-ended slew rate derating with DQS referenced at VREF and DQ referenced at the logic levels ^tDS_b and ^tDH_b. Table 33 provides the VREF-based fully derated values for the DQ (^tDS_a and ^tDH_a) for DDR2-667. Table 34 provides the VREF-based fully derated values for the DQ (^tDS_a and ^tDH_a) for DDR2-533. Table 35 provides the VREF-based fully derated values for the DQ (^tDS_a and ^tDH_a) for DDR2-400.



Table 31: DDR2-667 ^tDS, ^tDH Derating Values with Differential Strobe

Notes: 1-7; all units in ps

							DQS,	DQS#	Diffe	rentia	l Slew	Rate						
DQ Slew	2.8	V/ns	2.4	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8	V/ns
Rate (V/ns)	Δ ^t D S	∆ ^t D H	∆ ^t D S	∆ ^t D H														
2.0	100	63	100	63	100	63	112	75	124	87	136	99	148	111	160	123	172	135
1.5	67	42	67	42	67	42	79	54	91	66	103	78	115	90	127	102	139	114
1.0	0	0	0	0	0	0	12	12	24	24	36	36	48	48	60	60	72	72
0.9	-5	-14	-5	-14	-5	-14	7	-2	19	10	31	22	43	34	55	46	67	58
0.8	-13	-31	-13	-31	-13	-31	-1	-19	11	-7	23	5	35	17	47	29	59	41
0.7	-22	-54	-22	-54	-22	-54	-10	-42	2	-30	14	-18	26	-6	38	6	50	18
0.6	-34	-83	-34	-83	-34	-83	-22	-71	-10	-59	2	-47	14	-35	26	-23	38	-11
0.5	-60	-125	-60	-125	-60	-125	-48	-113	-36	-101	-24	-89	-12	-77	0	-65	12	-53
0.4	-100	-188	-100	-188	-100	-188	-88	-176	-76	-164	-64	-152	-52	-140	-40	-128	-28	-116

- 1. For all input signals the total [†]DS and [†]DH required is calculated by adding the data sheet value to the derating value listed in Table 31.
- 2. [†]DS nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. [†]DS nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between shaded "VREF(DC) to AC region," use nominal slew rate for derating value (see Figure 74). If the actual signal is later than the nominal slew rate line anywhere between shaded "VREF(DC) to AC region," the slew rate of a tangent line to the actual signal from the AC level to DC level is used for derating value (see Figure 75).
- 3. [†]DH nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). [†]DH nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF (DC). If the actual signal is always later than the nominal slew rate line between shaded "DC level to VREF(DC) region," use nominal slew rate for derating value (see Figure 76). If the actual signal is earlier than the nominal slew rate line anywhere between shaded "DC to VREF(DC) region," the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for derating value (see Figure 77).
- 4. Although the total setup time might be negative for slow slew rates (a valid input signal will not have reached VIH(AC)/VIL(AC) at the time of the rising clock transition), a valid input signal is still required to complete the transition and reach VIH(AC)/VIL(AC).
- 5. For slew rates between the values listed in this table, the derating values may be obtained by linear interpolation.
- 6. These values are typically not subject to production test. They are verified by design and characterization.
- 7. Single-ended DQS requires special derating. The values in Table 32 are the DQS single-ended slew rate derating with DQS referenced at VREF and DQ referenced at the logic levels ^tDS_b and ^tDH_b. Table 33 provides the VREF-based fully derated values for the DQ (^tDS_a and ^tDH_a) for DDR2-667. Table 34 provides the VREF-based fully derated values for the DQ (^tDS_a and ^tDH_a) for DDR2-533. Table 35 provides the VREF-based fully derated values for the DQ (^tDS_a and ^tDH_a) for DDR2-400.



Table 32: Single-Ended DQS Slew Rate Derating Values Using ^tDS_b and ^tDH_b
Reference points indicated in bold

						DQS S	ingle	-Ende	d Slew	/ Rate	Derat	ed (at	VREF)					
DQ	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8	V/ns	0.6	V/ns	0.4	V/ns
(V/ ns)	^t DS	^t DH																
2	130	53	130	53	130	53	130	53	130	53	145	48	155	45	165	41	175	38
1.5	97	32	97	32	97	32	97	32	97	32	112	27	122	24	132	20	142	17
1	30	-10	30	-10	30	-10	30	-10	30	-10	45	-15	55	-18	65	-22	75	-25
0.9	25	-24	25	-24	25	-24	25	-24	25	-24	40	-29	50	-32	60	-36	70	-39
0.8	17	-41	17	-41	17	-41	17	-41	17	-41	32	-46	42	-49	52	-53	61	-56
0.7	5	-64	5	-64	5	-64	5	-64	5	-64	20	-69	30	-72	40	-75	50	-79
0.6	-7	-93	-7	-93	-7	-93	-7	-93	-7	-93	8	-98	18	-102	28	-105	38	-108
0.5	-28	-135	-28	-135	-28	-135	-28	-135	-28	-135	-13	-140	-3	-143	7	-147	17	-150
0.4	-78	-198	-78	-198	-78	-198	-78	-198	-78	-198	-63	-203	-53	-206	-43	-210	-33	-213

Notes: 1. Derating values, to be used with base ^tDS_b- and ^tDH_b-specified values.

Table 33: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-667 Reference points indicated in bold

						DQS S	ingle	-Ende	d Slew	/ Rate	Derat	ed (at	VREF)					
DQ	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8	V/ns	0.6	V/ns	0.4\	//ns
(V/ ns)	^t DS	^t DH																
2	330	291	330	291	330	291	330	291	330	291	345	286	355	282	365	29	375	276
1.5	330	290	330	290	330	290	330	290	330	290	345	285	355	282	365	279	375	275
1	330	290	330	290	330	290	330	290	330	290	345	285	355	282	365	278	375	275
0.9	347	290	347	290	347	290	347	290	347	290	362	285	372	282	382	278	392	275
0.8	367	290	367	290	367	290	367	290	367	290	382	285	392	282	402	278	412	275
0.7	391	290	391	290	391	290	391	290	391	290	406	285	416	281	426	278	436	275
0.6	426	290	426	290	426	290	426	290	426	290	441	285	451	282	461	278	471	275
0.5	472	290	472	290	472	290	472	290	472	290	487	285	497	282	507	278	517	275
0.4	522	289	522	289	522	289	522	289	522	289	537	284	547	281	557	278	567	274



Table 34: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-533
Reference points indicated in bold


						DQS S	ingle	-Ende	d Slew	/ Rate	Derat	ed (at	VREF)					
DQ	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8	V/ns	0.6	V/ns	0.4	//ns
(V/ ns)	^t DS	^t DH																
2	355	341	355	341	355	341	355	341	355	341	370	336	380	332	390	329	400	326
1.5	364	340	364	340	364	340	364	340	364	340	379	335	389	332	399	329	409	325
1	380	340	380	340	380	340	380	340	380	340	395	335	405	332	415	328	425	325
0.9	402	340	402	340	402	340	402	340	402	340	417	335	427	332	437	328	447	325
0.8	429	340	429	340	429	340	429	340	429	340	444	335	454	332	464	328	474	325
0.7	463	340	463	340	463	340	463	340	463	340	478	335	488	331	498	328	508	325
0.6	510	340	510	340	510	340	510	340	510	340	525	335	535	332	545	328	555	325
0.5	572	340	572	340	572	340	572	340	572	340	587	335	597	332	607	328	617	325
0.4	647	339	647	339	647	339	647	339	647	339	662	334	672	331	682	328	692	324

Table 35: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-400 Reference points indicated in bold

						DQS S	Single	-Ende	d Slew	/ Rate	Derat	ed (at	VREF)					
DQ	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8	V/ns	0.6	V/ns	0.4\	//ns
(V/ ns)	^t DS	^t DH																
2	405	391	405	391	405	391	405	391	405	391	420	386	430	382	440	379	450	376
1.5	414	390	414	390	414	390	414	390	414	390	429	385	439	382	449	379	459	375
1	430	390	430	390	430	390	430	390	430	390	445	385	455	382	465	378	475	375
0.9	452	390	452	390	452	390	452	390	452	390	467	385	477	382	487	378	497	375
0.8	479	390	479	390	479	390	479	390	479	390	494	385	504	382	514	378	524	375
0.7	513	390	513	390	513	390	513	390	513	390	528	385	538	381	548	378	558	375
0.6	560	390	560	390	560	390	560	390	560	390	575	385	585	382	595	378	605	375
0.5	622	390	622	390	622	390	622	390	622	390	637	385	647	382	657	378	667	375
0.4	697	389	697	389	697	389	697	389	697	389	712	384	722	381	732	378	742	374




Figure 74: Nominal Slew Rate for ^tDS



Notes: 1. DQS, DQS# signals must be monotonic between VIL(DC) MAX and VIH(DC) MIN.




Figure 75: Tangent Line for ^tDS



Notes: 1. DQS, DQS# signals must be monotonic between VIL(DC) MAX and VIH(DC) MIN.




Figure 76: Nominal Slew Rate for ^tDH



Notes: 1. DQS, DQS# signals must be monotonic between VIL(DC) MAX and VIH(DC) MIN.



Figure 77: Tangent Line for ^tDH



Notes: 1. DQS, DQS# signals must be monotonic between VIL(DC) MAX and VIH(DC) MIN.



Figure 78: AC Input Test Signal Waveform Command/Address Balls




Figure 79: AC Input Test Signal Waveform for Data with DQS, DQS# (Differential)






Figure 80: AC Input Test Signal Waveform for Data with DQS (single-ended)





Figure 81: AC Input Test Signal Waveform (differential)






Power and Ground Clamp Characteristics

Power and ground clamps are provided on the following input-only balls: BA2–BA0, A0–A13 (x4, x8), A0–A12 (x16), CS#, RAS#, CAS#, WE#, ODT, and CKE.

Table 36: Input Clamp Characteristics

Voltage Across Clamp (V)	Minimum Power Clamp Current (mA)	Minimum Ground Clamp Current (mA)
0.0	0.0	0.0
0.1	0.0	0.0
0.2	0.0	0.0
0.3	0.0	0.0
0.4	0.0	0.0
0.5	0.0	0.0
0.6	0.0	0.0
0.7	0.0	0.0
0.8	0.1	0.1
0.9	1.0	1.0
1.0	2.5	2.5
1.1	4.7	4.7
1.2	6.8	6.8
1.3	9.1	9.1
1.4	11.0	11.0
1.5	13.5	13.5
1.6	16.0	16.0
1.7	18.2	18.2
1.8	21.0	21.0

Figure 82: Input Clamp Characteristics





AC Overshoot/Undershoot Specification

Some revisions will support the 0.9V maximum average amplitude instead of the 0.5V maximum average amplitude that is shown in Table 37 and Table 38.

Table 37: Address and Control Balls

Applies to BA2-BA0, A0-A13 (x4, x8), A0-A12 (x16), CS#, RAS#, CAS#, WE#, CKE, ODT

	Specification			
Parameter	-5E	-37E	-3/-3E	-25/-25E
Maximum peak amplitude allowed for overshoot area (see Figure 83)	0.50V	0.50V	0.50V	0.50V
Maximum peak amplitude allowed for undershoot area (see Figure 84)	0.50V	0.50V	0.50V	0.50V
Maximum overshoot area above VDD (see Figure 83)	1.33 Vns	1.00 Vns	0.80 Vns	0.66 Vns
Maximum undershoot area below Vss (see Figure 84)	1.33 Vns	1.00 Vns	0.80 Vns	0.66 Vns

Table 38: Clock, Data, Strobe, and Mask Balls

Applies to DQ, DQS, DQS#, RDQS, RDQS#, UDQS, UDQS#, LDQS, LDQS#, DM, UDM, LDM

	Specification			
Parameter	-5E	-37E	-3/-3E	-25/-25E
Maximum peak amplitude allowed for overshoot area (see Figure 83)	0.50V	0.50V	0.50V	0.50V
Maximum peak amplitude allowed for undershoot area (see Figure 84)	0.50V	0.50V	0.50V	0.50V
Maximum overshoot area above VDDQ (see Figure 83)	0.38 Vns	0.28 Vns	0.23 Vns	0.19 Vns
Maximum undershoot area below VssQ (see Figure 84)	0.38 Vns	0.28 Vns	0.23 Vns	0.19 Vns

Figure 83: Overshoot





Figure 84: Undershoot





Output Electrical Characteristics and Operating Conditions

Table 39: Differential AC Output Parameters

Parameter	Symbol	Min	Max	Units	Notes
AC differential cross-point voltage	Vox(ac)	0.50 x VDDQ - 125	0.50 x VDDQ + 125	mV	1
AC differential voltage swing	Vswing	1.0		mV	

Notes:

1. The typical value of Vox(Ac) is expected to be about 0.5 x VDDQ of the transmitting device and Vox(Ac) is expected to track variations in VDDQ. Vox(Ac) indicates the voltage at which differential output signals must cross.

Figure 85: Differential Output Signal Levels




Table 40: Output DC Current Drive

Parameter	Symbol	Value	Units	Notes
Output minimum source DC current	Іон	-13.4	mA	1, 2, 4
Output minimum sink DC current	lol	13.4	mA	2, 3, 4

Notes:

- 1. For IOH(DC); VDDQ = 1.7V, VOUT = 1,420mV. (VOUT VDDQ)/IOH must be less than 21Ω for values of VOUT between VDDQ and VDDQ 280mV.
- 2. For IoL(pc); VDDQ = 1.7V, VOUT = 280mV. VOUT/IOL must be less than 21Ω for values of VOUT between 0V and 280mV.
- 3. The DC value of VREF applied to the receiving device is set to VTT.
- 4. The values of IOH(DC) and IOL(DC) are based on the conditions given in Notes 1 and 2. They are used to test device drive current capability to ensure VIH (MIN) plus a noise margin and VIL (MAX) minus a noise margin are delivered to an SSTL_18 receiver. The actual current values are derived by shifting the desired driver operating point (see output IV curves) along a 21Ω load line to define a convenient driver current for measurement.

Table 41: Output Characteristics

Parameter	Min	Nom	Max	Units	Notes
Output impedance		l Strength Pu acteristics" c		Ω	1, 2
Pull-up and pull-down mismatch	0		4	Ω	1, 2, 3
Output slew rate	1.5		5	V/ns	1, 4, 5, 6

Notes:

- 1. Absolute specifications: $0^{\circ}C \le T_C \le +85^{\circ}C$; VDDQ = $+1.8V \pm 0.1V$, VDD = $+1.8V \pm 0.1V$.
- Impedance measurement conditions for output source DC current: VDDQ = 1.7V; VOUT = 1,420mV; (VOUT VDDQ)/IOH must be less than 23.4Ω for values of VOUT between VDDQ and VDDQ 280mV. Impedance measurement condition for output sink DC current: VDDQ = 1.7V; VOUT = 280mV; VOUT/IOL must be less than 23.4Ω for values of VOUT between 0V and 280mV.
- 3. Mismatch is absolute value between pull-up and pull-down; both are measured at same temperature and voltage.
- 4. Output slew rate for falling and rising edges is measured between VTT 250mV and VTT + 250mV for single-ended signals. For differential signals (DQS DQS#), output slew rate is measured between DQS DQS# = -500mV and DQS# DQS = +500mV. Output slew rate is guaranteed by design, but is not necessarily tested on each device.
- 5. The absolute value of the slew rate as measured from VIL(DC) MAX to VIH(DC) MIN is equal to or greater than the slew rate as measured from VIL(AC) MAX to VIH(AC) MIN. This is guaranteed by design and characterization.
- IT devices require an additional 0.4 V/ns in the MAX limit when T_C is between -40°C and 0°C.

Figure 86: Output Slew Rate Load

$$\begin{array}{c|c} \text{VTT} = \text{VDDQ/2} \\ & & \\ \hline & 25\Omega \\ \text{Output} & & \\ \text{Reference} \\ \text{(Vout)} & & \\ \end{array}$$



Full Strength Pull-Down Driver Characteristics

Figure 87: Full Strength Pull-Down Characteristics




Table 42: Full Strength Pull-Down Current (mA)

Voltage (V)	Minimum	Nominal	Maximum
0.0	0.00	0.00	0.00
0.1	4.3	5.63	7.95
0.2	8.6	11.3	15.90
0.3	12.9	16.52	23.85
0.4	16.9	22.19	31.80
0.5	20.4	27.59	39.75
0.6	23.28	32.39	47.70
0.7	25.44	36.45	55.55
0.8	26.79	40.38	62.95
0.9	27.67	44.01	69.55
1.0	28.38	47.01	75.35
1.1	28.96	49.63	80.35
1.2	29.46	51.71	84.55
1.3	29.90	53.32	87.95
1.4	30.29	54.9	90.70
1.5	30.65	56.03	93.00
1.6	30.98	57.07	95.05
1.7	31.31	58.16	97.05
1.8	31.64	59.27	99.05
1.9	31.96	60.35	101.05



Full Strength Pull-Up Driver Characteristics

Figure 88: Full Strength Pull-Up Characteristics




Table 43: Full Strength Pull-Up Current (mA)

Voltage (V)	Minimum	Nominal	Maximum
0.0	0.00	0.00	0.00
0.1	-4.3	-5.63	-7.95
0.2	-8.6	-11.3	-15.90
0.3	-12.9	-16.52	-23.85
0.4	-16.9	-22.19	-31.80
0.5	-20.4	-27.59	-39.75
0.6	-23.28	-32.39	-47.70
0.7	-25.44	-36.45	-55.55
0.8	-26.79	-40.38	-62.95
0.9	-27.67	-44.01	-69.55
1.0	-28.38	-47.01	-75.35
1.1	-28.96	-49.63	-80.35
1.2	-29.46	-51.71	-84.55
1.3	-29.90	-53.32	-87.95
1.4	-30.29	-54.90	-90.70
1.5	-30.65	-56.03	-93.00
1.6	-30.98	-57.07	-95.05
1.7	-31.31	-58.16	-97.05
1.8	-31.64	-59.27	-99.05
1.9	-31.96	-60.35	-101.05



Reduced Strength Pull-Down Driver Characteristics

Figure 89: Reduced Strength Pull-Down Characteristics




Table 44: Reduced Strength Pull-Down Current (mA)

Voltage (V)	Minimum	Nominal	Maximum
0.0	0.00	0.00	0.00
0.1	1.72	2.98	4.77
0.2	3.44	5.99	9.54
0.3	5.16	8.75	14.31
0.4	6.76	11.76	19.08
0.5	8.16	14.62	23.85
0.6	9.31	17.17	28.62
0.7	10.18	19.32	33.33
0.8	10.72	21.40	37.77
0.9	11.07	23.32	41.73
1.0	11.35	24.92	45.21
1.1	11.58	26.30	48.21
1.2	11.78	27.41	50.73
1.3	11.96	28.26	52.77
1.4	12.12	29.10	54.42
1.5	12.26	29.70	55.80
1.6	12.39	30.25	57.03
1.7	12.52	30.82	58.23
1.8	12.66	31.41	59.43
1.9	12.78	31.98	60.63



Reduced Strength Pull-Up Driver Characteristics

Figure 90: Reduced Strength Pull-Up Characteristics




Table 45: Reduced Strength Pull-Up Current (mA)

Voltage (V)	Minimum	Nominal	Maximum
0.0	0.00	0.00	0.00
0.1	-1.72	-2.98	-4.77
0.2	-3.44	-5.99	-9.54
0.3	-5.16	-8.75	-14.31
0.4	-6.76	-11.76	-19.08
0.5	-8.16	-14.62	-23.85
0.6	-9.31	-17.17	-28.62
0.7	-10.18	-19.32	-33.33
0.8	-10.72	-21.40	-37.77
0.9	-11.07	-23.32	-41.73
1.0	-11.35	-24.92	-45.21
1.1	-11.58	-26.30	-48.21
1.2	-11.78	-27.41	-50.73
1.3	-11.96	-28.26	-52.77
1.4	-12.12	-29.10	-54.42
1.5	-12.26	-29.69	-55.8
1.6	-12.39	-30.25	-57.03
1.7	-12.52	-30.82	-58.23
1.8	-12.66	-31.42	-59.43
1.9	-12.78	-31.98	-60.63



FBGA Package Capacitance

Table 46: Input Capacitance

Parameter	Symbol	Min	Max	Units	Notes
Input capacitance: CK, CK#	CCK	1.0	2.0	pF	1
Delta input capacitance: CK, CK#	CDCK	-	0.25	pF	2
Input capacitance: BA2–BA0, A0–A13 (A0–A12 on x16), CS#, RAS#, CAS#, WE#, CKE, ODT	CI	1.0	2.0	pF	1,5
Delta input capacitance: BA2-BA0, A0-A13 (A0-A12 on x16), CS#, RAS#, CAS#, WE#, CKE, ODT	CDI	-	0.25	pF	2
Input/Output capacitance: DQs, DQS, DM, NF	CIO	2.5	4.0	pF	1, 4
Delta input/output capacitance: DQs, DQS, DM, NF	CDIO	-	0.5	pF	3

Notes:

- This parameter is sampled. VDD = +1.8V ±0.1V, VDDQ = +1.8V ±0.1V, VREF = Vss, f = 100 MHz, T_C = 25°C, VOUT(DC) = VDDQ/2, VOUT (peak-to-peak) = 0.1V. DM input is grouped with I/O balls, reflecting the fact that they are matched in loading.
- 2. The input capacitance per ball group will not differ by more than this maximum amount for any given device.
- 3. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any given device.
- 4. Reduce MAX limit by 0.5pF for -3/-3E/-25/-25E speed devices.
- 5. Reduce MAX limit by 0.25pF for -25E speed devices.



IDD Specifications and Conditions

Table 47: DDR2 IDD Specifications and Conditions (die revision A)

Notes: 1-7; notes appear on page 120

Parameter/Condition	Symbol	Config	-25E/- 25	-3E/-3	-37E	-5E	Units
Operating one bank active-precharge current: ${}^tCK = {}^tCK \ (IDD), \ {}^tRC = {}^tRC \ (IDD), \ {}^tRAS = {}^tRAS \ MIN$	IDD0	x4, x8	100	90	80	70	mA
(IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		x16	150	135	110	110	
Operating one bank active-read-precharge current: IOUT = 0mA; BL = 4, CL = CL (IDD), AL = 0;	IDD1	x4, x8	110	100	95	80	mA
^t CK = ^t CK (IDD), ^t RC = ^t RC (Idd), ^t RAS = ^t RAS MIN (IDD), ^t RCD = ^t RCD (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as IDD4W		x16	175	130	120	115	
Precharge power-down current: All banks idle; ^t CK = ^t CK (IDD); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	IDD2P	x4, x8, x16	7	7	7	7	mA
Precharge quiet standby current: All banks idle; ^t CK = ^t CK (IDD); CKE is HIGH, CS# is HIGH; Other	IDD2Q	x4, x8	65	55	41	35	mA
control and address bus inputs are stable; Data bus inputs are floating		x16	75	65	45	40	
Precharge standby current: All banks idle; ^t CK = ^t CK (IDD); CKE is HIGH, CS# is HIGH; Other control	IDD2N	x4, x8	70	60	45	40	mA
and address bus inputs are switching; Data bus inputs are switching		x16	80	70	50	40	
Active power-down current: All banks open; [†] CK = [†] CK (IDD); CKE is LOW; Other control and address	IDD3P	Fast PDN Exit MR[12] = 0	45	40	35	35	mA
bus inputs are stable; Data bus inputs are floating		Slow PDN Exit MR[12] = 1	14	14	14	14	
Active standby current: All banks open; ^t CK = ^t CK (IDD), ^t RAS = ^t RAS MAX (IDD), ^t RP = ^t RP (IDD);	IDD3N	x4, x8	75	70	55	45	mA
CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		x16	85	75	60	55	
Operating burst write current: All banks open, continuous burst writes; BL = 4, CL = CL (IDD), AL = 0; ^t CK = ^t CK (IDD), ^t RAS = ^t RAS MAX (IDD), ^t RP = ^t RP	IDD4W	x4, x8	185	160	130	110	mA
(IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		x16	315	200	180	160	
Operating burst read current: All banks open, continuous burst reads, IOUT = 0mA; BL = 4, CL = CL (IDD), AL = 0; [†] CK = [†] CK (IDD), [†] RAS = [†] RAS MAX (IDD),	IDD4R	x4, x8	190	160	145	110	mA
^t RP = ^t RP (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		x16	320	220	180	160	



Table 47: DDR2 IDD Specifications and Conditions (die revision A) (Continued)

Notes: 1-7; notes appear on page 120

Parameter/Condition	Symbol	Config	-25E/- 25	-3E/-3	-37E	-5E	Units
Burst refresh current: ^t CK = ^t CK (IDD); refresh command at every ^t RFC (IDD) interval; CKE is HIGH, CS# is HIGH between valid commands; Other	IDD5	x4, x8	280	270	250	220	mA
control and address bus inputs are switching; Data bus inputs are switching		x16	280	270	250	240	
Self refresh current: CK and CK# at 0V; CKE ≤	IDD6	x4, x8, x16	7	7	7	7	mA
0.2V; Other control and address bus inputs are floating; Data bus inputs are floating	IDD6L		3	3	3	3	
Operating bank interleave read current: All bank interleaving reads, IOUT= 0mA; BL = 4, CL = CL (IDD), AL = [†] RCD (IDD) - 1 x [†] CK (IDD); [†] CK = [†] CK (IDD),	IDD7	x4, x8	335	300	290	260	mA
^t RC = ^t RC(IDD), ^t RRD = ^t RRD(IDD), ^t RCD = ^t RCD (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching; See "Idd7 Conditions" on page 122 for detail		x16	440	350	340	330	

Table 48: DDR2 IDD Specifications and Conditions (die revision E)

Notes: 1-7; notes appear on page 120

Parameter/Condition	Symbol	Config	-25E/- 25	-3E/-3	-37E	-5E	Units
Operating one bank active-precharge current: [†] CK = [†] CK (IDD), [†] RC = [†] RC (IDD), [†] RAS = [†] RAS MIN	IDD0	x4, x8	90	85	70	70	mA
(IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		x16	150	135	110	110	
Operating one bank active-read-precharge current: IOUT = 0mA; BL = 4, CL = CL (IDD), AL = 0;	IDD1	x4, x8	110	100	95	90	mA
^t CK = ^t CK (IDD), ^t RC = ^t RC (Idd), ^t RAS = ^t RAS MIN (IDD), ^t RCD = ^t RCD (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as IDD4W		x16	175	130	120	115	
Precharge power-down current: All banks idle; ^t CK = ^t CK (IDD); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	IDD2P	x4, x8, x16	7	7	7	7	mA
Precharge quiet standby current: All banks idle; ^t CK = ^t CK (IDD); CKE is HIGH, CS# is HIGH; Other	IDD2Q	x4, x8	50	40	40	35	mA
control and address bus inputs are stable; Data bus inputs are floating		x16	75	65	45	40	
Precharge standby current: All banks idle; [†] CK = [†] CK (IDD); CKE is HIGH, CS# is HIGH; Other control	IDD2N	x4, x8	50	40	40	35	mA
and address bus inputs are switching; Data bus inputs are switching		x16	80	70	50	40	
Active power-down current: All banks open; [†] CK = [†] CK (IDD); CKE is LOW; Other control and address	IDD3P	Fast PDN Exit MR[12] = 0	40	30	30	30	mA
bus inputs are stable; Data bus inputs are floating		Slow PDN Exit MR[12] = 1	10	10	10	10	



DDR2 IDD Specifications and Conditions (die revision E) (Continued) **Table 48:**

Notes: 1-7; notes appear on page 120

Parameter/Condition	Symbol	Config	-25E/- 25	-3E/-3	-37E	-5E	Units
Active standby current: All banks open; [†] CK = [†] CK (IDD), [†] RAS = [†] RAS MAX (IDD), [†] RP = [†] RP (IDD);	IDD3N	x4, x8	60	55	45	40	mA
CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		x16	85	75	60	55	
Operating burst write current: All banks open, continuous burst writes; BL = 4, CL = CL (IDD), AL = 0; ^t CK = ^t CK (IDD), ^t RAS = ^t RAS MAX (IDD), ^t RP = ^t RP	IDD4W	x4, x8	160	135	125	105	mA
(IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		x16	315	200	180	160	
Operating burst read current: All banks open, continuous burst reads, IOUT = 0mA; BL = 4, CL = CL (IDD), AL = 0; ^t CK = ^t CK (IDD), ^t RAS = ^t RAS MAX	IDD4R	x4, x8	160	135	125	105	mA
(IDD), ^t RP = ^t RP (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		x16	320	220	180	160	
Burst refresh current: ^t CK = ^t CK (IDD); refresh command at every ^t RFC (IDD) interval; CKE is HIGH, CS# is HIGH between valid commands; Other	IDD5	x4, x8	235	215	210	205	mA
control and address bus inputs are switching; Data bus inputs are switching		x16	280	270	250	240	
Self refresh current: CK and CK# at OV; CKE ≤	IDD6	x4, x8, x16	7	7	7	7	mA
0.2V; Other control and address bus inputs are floating; Data bus inputs are floating	IDD6L		3	3	3	3	
Operating bank interleave read current: All bank interleaving reads, IOUT= 0mA; BL = 4, CL = CL (IDD), AL = [†] RCD (IDD) - 1 x [†] CK (IDD); [†] CK = [†] CK (IDD),	IDD7	x4, x8	335	280	270	260	mA
^t RC = ^t RC(IDD), ^t RRD = ^t RRD(IDD), ^t RCD = ^t RCD (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching; See "Idd7 Conditions" on page 122 for detail		x16	440	350	330	300	

- Notes: 1. IDD specifications are tested after the device is properly initialized. $0^{\circ}C \le T_C \le +85^{\circ}C$. $VDD = +1.8V \pm 0.1V$, $VDDQ = +1.8V \pm 0.1V$, $VDDL = +1.8V \pm 0.1V$, VREF = VDDQ/2. $-37V \text{ VDDQ} = +1.9V \pm 0.1V, \text{ VDDL} = +1.9V \pm 0.1.$
 - 2. Input slew rate is specified by AC parametric test conditions (Table 49 on page 121).
 - 3. IDD parameters are specified with ODT disabled.
 - 4. Data bus consists of DQ, DM, DQS, DQS#, RDQS, RDQS#, LDQS, LDQS#, UDQS, and UDQS#. IDD values must be met with all combinations of EMR bits 10 and 11.
 - 5. Definitions for IDD conditions:

LOW $VIN \leq VIL(AC) MAX$ HIGH $VIN \ge VIH(AC) MIN$

Stable Inputs stable at a HIGH or LOW level

Inputs at VREF = VDDQ/2 Floating

Inputs changing between HIGH and LOW every other clock cycle (once per two Switching

clocks) for address and control signals

Switching Inputs changing between HIGH and LOW every other data transfer (once per

clock) for DQ signals, not including masks or strobes



6. $\mbox{IDD1, IDD4R, and IDD7 require A12 in EMR1 to be enabled during testing.}$

7. The following IDDs must be derated (IDD limits increase) on IT-option devices when operated outside of the range $0^{\circ}C \le T_C \le 85^{\circ}C$:

When IDD2P and IDD3P (slow) must be derated by 4 percent; IDD4R and IDD5W must be derated by 2 percent; and IDD6 and IDD7 must be derated by 7 percent When IDD0, IDD1, IDD2N, IDD2Q, IDD3N, IDD3P (fast), IDD4R, IDD4W, and IDD5W must be derated by 2 percent; IDD2P must be derated by 20 percent; IDD3Pslow must be derated by 30 percent; and IDD6 must be derated by 80 percent (IDD6 will increase

by this amount if T_C < 85°C and the 2x refresh option is still enabled)

Table 49: General IDD Parameters

IDD Parameter	-25E	-25	-3E	-3	-37E	-5E	Units
CL (IDD)	5	6	4	5	4	3	^t CK
^t RCD (IDD)	12.5	15	12	15	15	15	ns
^t RC (IDD)	57.5	60	57	60	60	55	ns
^t RRD (IDD) - x4/x8 (1KB)	7.5	7.5	7.5	7.5	7.5	7.5	ns
^t RRD (IDD) - x16 (2KB)	10	10	10	10	10	10	ns
^t CK (IDD)	2.5	2.5	3	3	3.75	5	ns
^t RAS MIN (IDD)	45	45	45	45	45	40	ns
^t RAS MAX (IDD)	70,000	70,000	70,000	70,000	70,000	70,000	ns
^t RP (IDD)	12.5	15	12	15	15	15	ns
^t RFC (IDD)	127.5	127.5	127.5	127.5	127.5	127.5	ns
^t FAW (1KB) (IDD)	35	35	37.5	37.5	37.5	37.5	ns
^t FAW (2KB) (IDD)	45	45	50	50	50	50	ns



IDD7 Conditions

The detailed timings are shown below for IDD7. Changes will be required if timing parameter changes are made to the specification. Where general IDD parameters in Table 49 on page 121 conflict with pattern requirements of Table 50, then Table 50 requirements take precedence.

Table 50: **IDD7 Timing Patterns (8-bank)** All bank interleave READ operation

Speed Grade	IDD7 Timing Patterns for x4/x8/x16
Timing Patterns	s for 8-bank devices x4/x8
-5E	A0 RA0 A1 RA1 A2 RA2 A3 RA3 A4 RA4 A5 RA5 A6 RA6 A7 RA7
-37E	A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D
-3	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D
-3E	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D
-25	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D
-25E	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D
Timing Patterns	s for 8-bank devices x16
-5E	A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D
-37E	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D
-3	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D
-3E	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D
-25	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D
-25E	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D

- Notes: 1. A = active; RA = read auto precharge; D = deselect.
 - 2. All banks are being interleaved at minimum [†]RC (IDD) without violating [†]RRD (IDD) using a
 - 3. Control and address bus inputs are STABLE during DESELECTs.
 - 4. IOUT = 0mA.



AC Operating Specifications

Table 51: AC Operating Conditions for -3E, -3, -37E and -5E Speeds (Sheet 1 of 6)

Notes: 1–5; notes appear on page 133; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Chara	acteristic	cs	-3	E	-,	3	-3	7E	-5	Ε		
	Paramete	r	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
	Clock cycle	CL = 5	^t CK _{AVG} (5)	3,000	8,000	3,000	8,000	_	_	-	-	ps	16, 22,
	time	CL = 4	^t CK _{AVG} (4)	3,000	8,000	3,750	8,000	3,750	8,000	5,000	8,000	ps	36, 38
		CL = 3	^t CK _{AVG} (3)	-	-	5,000	8,000	5,000	8,000	5,000	8,000	ps	
Clock	CK high-level v	width	^t CH _{AVG}	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	^t CK	45
5	CK low-level w	⁄idth	^t CL _{AVG}	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	^t CK	
	Half clock perio	od	^t HP	MIN (^t CH, ^t CL)		MIN (^t CH, ^t CL)		MIN (^t CH, ^t CL)		MIN (^t CH, ^t CL)		ps	46
	Absolute ^t CK		^t CK _{abs}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	ps	
				(MIN) + ^t JIT _{PER}	(MAX) ⁺ [†] JIT _{PER}	MIN) ⁺ ^t JIT _{PER}	(MAX) ⁺ [†] JIT _{PER}	(MIN) + [†] JIT _{PER}	(MAX) +	(MIN) + [†] JIT _{PER}	(MAX) ⁺ [†] JIT _{PER}		
				(MIN)	(MAX)	(MIN)	(MAX)	(MIN)	^t JIT _{PER} (MAX)	(MIN)	(MAX)		
te)	Absolute CK hi	igh-	^t CH _{abs}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	^t CK _{AVG}	ps	
solu	level width			tCH _{AVG}	(MAX) * ^t CH _{AVG}	tCH _{AVG}	(MAX) * [†] CH _{AVG}	tCH _{AVG}	(MAX) * [†] CH _{AVG}	tCH _{AVG}	(MAX) * ^t CH _{AVG}		
Clock (absolute)				(MIN) ⁺	(MAX) ⁺ TJIT _{DTY}	tJIT _{DTY}	(MAX) ⁺ TJIT _{DTY}	t _{NIM} +	(MAX) ⁺ TJIT _{DTY}	tUIT _{DTY}	(MAX) ⁺ TJIT _{DTY}		
<u>00</u>			tor	(MIN)	(MAX)	(MIN)	(MAX)	(MIN)	(MAX)	(MIN)	(MAX)		
၁	Absolute CK Io	w-level	^t CL _{abs}	tCK _{AVG}	tCK _{AVG}	tCK _{AVG}	tCK _{AVG}	tCK _{AVG}	tCK _{AVG}	tCK _{AVG}	tCK _{AVG}	ps	
	width			(MIN) * tCL _{AVG}	(MAX) * CL _{AVG}	(MIN) * tCL _{AVG}	(MAX) *	tCL _{AVG}	(MAX) * ^t CL _{AVG}	tCL _{AVG}	(MAX) * ^t CL _{AVG}		
				(MIN) [†] TJIT _{DTY}	(MAX) ⁺ JIT _{DTY}	(MIN) [†] TJIT _{DTY}	(MAX) ⁺ [†] JIT _{DTY}	(MIN) [†]	(MAX) ⁺ JIT _{DTY}	(MIN) [†]	(MAX) ⁺ TJIT _{DTY}		
	Clock iittor n	oriod	tur	(MIN)	(MAX)	(MIN)	(MAX)	(MIN)	(MAX)	(MIN)	(MAX)	no	20
	Clock jitter – p Clock jitter – h		tuT	-125 -125	125 125	-125 -125	125 125	-125 -125	125 125	-125 -150	125 150	ps	39 40
	period		t _{DUTY}									ps	
	Clock jitter – cy cycle	ycle to	^t JIT _{CC}	25	50	25	50	25	50	25	50	ps	41
<u>.</u>	Cumulative jitt error, 2 cycles	er	^t ERR _{2per}	-175	175	-175	175	-175	175	-175	175	ps	42
< Jitter	Cumulative jitt error, 3 cycles	er	^t ERR _{3per}	-225	225	-225	225	-225	225	-225	225	ps	42
Clock	Cumulative jitt error, 4 cycles	er	^t ERR _{4per}	-250	250	-250	250	-250	250	-250	250	ps	42
	Cumulative jitt error, 5 cycles	er	^t ERR _{5per}	-250	250	-250	250	-250	250	-250	250	ps	42, 48
	Cumulative jitt error, 6–10 cycl		tERR ₆₋	-350	350	-350	350	-350	350	-350	350	ps	42, 48
	Cumulative jitt	er	10per tERR ₁₁₋	-450	450	-450	450	-450	450	-450	450	ps	42
	error, 11–50 cy	cles	50per										



Table 51: AC Operating Conditions for -3E, -3, -37E and -5E Speeds (Sheet 2 of 6) Notes: 1–5; notes appear on page 133; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characteristic	cs	-3	BE	-	3	-3	7E	-5	Ε		
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
	DQ hold skew factor	^t QHS	-	340	-	340	-	400	-	450	ps	47
	DQ output access time from CK/CK#	^t AC	-450	+450	-450	+450	-500	+500	-600	+600	ps	43
	Data-out high- impedance window from CK/CK#	[†] HZ		tAC (MAX)		^t AC (MAX)		tAC (MAX)		^t AC (MAX)	ps	8, 9, 43
	DQS low-impedance window from CK/CK#	^t LZ ₁	^t AC (MIN)	tAC (MAX)	^t AC (MIN)	^t AC (MAX)	^t AC (MIN)	^t AC (MAX)	^t AC (MIN)	^t AC (MAX)	ps	8, 10, 43
	DQ low-impedance window from CK/CK#	^t LZ ₂	2 * ^t AC (MIN)	^t AC (MAX)	2 * ^t AC (MIN)	^t AC (MAX)	2 * ^t AC (MIN)	^t AC (MAX)	2 * [†] AC (MIN)	^t AC (MAX)	ps	8, 10, 43
	DQ and DM input setup time relative to DQS	^t DS _a	300		300		350		400		ps	7, 15, 19
Data	DQ and DM input hold time relative to DQS	^t DH _a	300		300		350		400		ps	7, 15, 19
	DQ and DM input setup time relative to DQS	^t DS _b	100		100		100		150		ps	7, 15, 19
	DQ and DM input hold time relative to DQS	^t DH _b	175		175		225		275		ps	7, 15, 19
	DQ and DM input pulse width (for each input)	^t DIPW	0.35		0.35		0.35		0.35		^t CK	37
	Data hold skew factor	^t QHS		340		340		400		450	ps	47
	DQ-DQS hold, DQS to first DQ to go nonvalid, per access	^t QH	^t HP - ^t QHS		^t HP - ^t QHS		thp - tqhs		^t HP - ^t QHS		ps	15, 17, 47
	Data valid output window (DVW)	^t DVW	^t QH - ^t DQSQ		ns	15, 17						



Table 51: AC Operating Conditions for -3E, -3, -37E and -5E Speeds (Sheet 3 of 6) Notes: 1–5; notes appear on page 133; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characteristic	cs	-3	BE	-	3	-3	7E	-5	Ε		
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
	DQS input-high pulse width	^t DQSH	0.35		0.35		0.35		0.35		^t CK	37
	DQS input-low pulse width	^t DQSL	0.35		0.35		0.35		0.35		^t CK	37
	DQS output access time from CK/CK#	^t DQSCK	-400	+400	-400	+400	-450	+450	-500	+500	ps	40
	DQS falling edge to CK rising – setup time	^t DSS	0.2		0.2		0.2		0.2		^t CK	37
	DQS falling edge from CK rising – hold time	^t DSH	0.2		0.2		0.2		0.2		^t CK	37
Strobe	DQS-DQ skew, DQS to last DQ valid, per group, per access	^t DQ\$Q		240		240		300		350	ps	15, 17
Data St	DQS read preamble	^t RPRE	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	^t CK	33, 37, 43
Da	DQS read postamble	^t RPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	^t CK	33, 34, 37, 43
	Write preamble setup time	^t WPRES	0		0		0		0		ps	12, 13
	DQS write preamble	^t WPRE	0.35		0.35		0.25		0.25		^t CK	37
	DQS write postamble	^t WPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	^t CK	11, 37
	Positive DQS latching edge to associated clock edge	^t DQSS	-0.25	0.25	-0.25	0.25	-0.25	0.25	-0.25	0.25	^t CK	37
	WRITE command to first DQS latching transition		WL - ^t DQSS	WL + tDQSS	WL - ^t DQSS	WL + ^t DQSS	WL - ^t DQSS	WL + ^t DQSS	WL - ^t DQSS	WL + ^t DQSS	^t CK	



Table 51: AC Operating Conditions for -3E, -3, -37E and -5E Speeds (Sheet 4 of 6)
Notes: 1–5; notes appear on page 133; VDDQ = +1.8V ±0.1V, VDD = +1.8V ±0.1V

	AC Characteristic	cs	-3	BE	-	3	-3	7E	-5	5E		
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
	Address and control input pulse width for each input	^t IPW	0.6		0.6		0.6		0.6		^t CK	37
	Address and control input setup time	^t IS _a	400		400		500		600		ps	6, 19
	Address and control input hold time	^t IH _a	400		400		500		600		ps	6, 19
	Address and control input setup time	^t IS _b	200		200		250		350		ps	6, 19
	Address and control input hold time	^t IH _b	275		275		375		475		ps	6, 19
	CAS# to CAS# command delay	^t CCD	2		2		2		2		^t CK	37
	ACTIVE-to-ACTIVE (same bank) command	^t RC	54		55		55		55		ns	31, 37
SS	ACTIVE bank <i>a</i> to ACTIVE bank <i>b</i>	^t RRD (x4, x8)	7.5		7.5		7.5		7.5		ns	25, 37
ddres	command	^t RRD (x16)	10		10		10		10		ns	25, 37
and A	ACTIVE-to-READ or WRITE delay	^t RCD	12		15		15		15		ns	37
Command and Address	4-Bank activate period	^t FAW (x4, x8)	37.5		37.5		37.5		37.5		ns	28, 37
omm	4-Bank activate period	^t FAW (x16)	50		50		50		50		ns	28, 37
0	ACTIVE-to- PRECHARGE command	^t RAS	40	70,000	40	70,000	40	70,000	40	70,000	ns	18, 31, 37
	Internal READ to PRECHARGE command delay	^t RTP	7.5		7.5		7.5		7.5		ns	21, 25, 37
	Write recovery time	^t WR	15		15		15		15		ns	25, 37
	Auto precharge write recovery + precharge time	^t DAL	^t WR + ^t RP		ns	20						
	Internal WRITE-to- READ command delay	^t WTR	7.5		7.5		7.5		10		ns	25, 37
	PRECHARGE command period	^t RP	12		15		15		15		ns	29, 37
	PRECHARGE ALL command period	^t RPA	^t RP + ^t CK		^t RP + ^t CK		tRP +		^t RP + ^t CK		ns	29
	LOAD MODE command cycle time	^t MRD	2		2		2		2		^t CK	37



Table 51: AC Operating Conditions for -3E, -3, -37E and -5E Speeds (Sheet 5 of 6) Notes: 1–5; notes appear on page 133; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

-3E -3 -37E **AC Characteristics** -5E Symbol **Parameter** Min Max Min Max Min Max Min Max **Units Notes** tIS + tCK +tIH tIS + tCK +tIH tIS + tCK +tIH tIS + tCK +tIH CKE LOW to CK, CK# ^tDELAY ns 26 uncertainty ^tRFC REFRESH to ACTIVE or 127.5 70,000 127.5 70,000 127.5 70,000 127.5 70,000 ns 14, 37 **REFRESH to REFRESH** command interval Average periodic ^tREFI 7.8 7.8 7.8 7.8 14, 37 μs refresh interval (commercial) Average periodic ^tREFI_{IT} 3.9 3.9 3.9 3.9 14, 37 μs refresh interval (industrial) Exit SELF REFRESH to ^tXSNR ^tRFC ^tRFC ^tRFC t_{RFC} non-READ command (MIN) (MIN) (MIN) (MIN) Refresh + 10 + 10 + 10 + 10 ^tXSRD t_{CK} 200 200 200 Exit SELF REFRESH to 200 37 **READ** command Exit SELF REFRESH ^tISXR tIS tıs tIS tIS ps 6, 27 timing reference ^tAOND ^tCK ODT turn-on delay 2 2 2 2 2 2 2 37 ^tAON ^tAC ^tAC ^tAC ^tAC ^tAC ^tAC ^tAC ^tAC ODT turn-on ps 23, 43 (MAX) (MAX) (MAX) (MIN) (MIN) (MAX) (MIN) (MIN) + 700 + 700 + 1,000 + 1000 ODT turn-off delay ^tAOFD 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 ^tCK 35, 37 ^tAOF ^tAC ^tAC ^tAC ^tAC ^tAC ^tAC ^tAC ^tAC ODT turn-off 24, 44 (MIN) (MAX) (MIN) (MAX) (MIN) (MAX) (MIN) (MAX) + 600 + 600 + 600 + 600 2 x ^tCK 2 x ^tCK 2 x tCK ODT turn-on (power-^tAONPD ^tAC ^tAC ^tAC 2 x ^tCK ^tAC ps + ^tAC + ^tAC down mode) (MIN) + ^tAC (MIN) + ^tAC (MIN) (MIN) + 2,000 + 2,000 + 2000 (MAX) (MAX) (MAX) (MAX) + 2,000 ODT + 1,000 + 1,000 + 1,000 + 1000 ^tAOFPD ^tAC 2.5 x ^tAC 2.5 x ODT turn-off (power-^tAC 2.5 x ^tAC 2.5 x ps (MIN) tCK + (MIN) tCK + (MIN) tCK + (MIN) tCK + down mode) + 2,000 ^{t}AC + 2,000 ^tAC + 2,000 ^tAC ^tAC + 2,000 (MAX) (MAX) (MAX) (MAX) + 1,000 + 1,000 + 1,000 + 1,000 ^tANPD ^tCK ODT to power-down 3 3 3 3 37 entry latency ODT power-down exit ^tAXPD 8 8 8 8 ^tCK 37 latency ODT enable from MRS ^tMOD 12 12 12 12 37, 49 ns command



Table 51: AC Operating Conditions for -3E, -3, -37E and -5E Speeds (Sheet 6 of 6) Notes: 1–5; notes appear on page 133; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characteristic	cs	-3	E	-;	3	-3	7E	-5	E		
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
	Exit active power- down to READ command, MR[12] = 0	^t XARD	2		2		2		2		^t CK	37
r-Down	Exit active power- down to READ command, MR[12] = 1	^t XARDS	7 - AL		7 - AL		6 - AL		6 - AL		^t CK	37
Powe	Exit precharge power- down to any non- READ command	[†] XP	2		2		2		2		^t CK	37
	CKE MIN HIGH/LOW time	^t CKE	3		3		3		3		^t CK	32, 37



Table 52: AC Operating Conditions for -25E and -25 Speeds (Sheet 1 of 4)

Notes: 1–5; notes appear on page 133; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characteri	stics		-2	5E	-2	25	Unito	Notes
	Parameter		Symbol	Min	Max	Min	Max	Units	Notes
	Clock cycle time	CL = 6	^t CK _{AVG} (6)	-	_	2,500	8,000	ps	1/ 22
		CL = 5	^t CK _{AVG} (5)	2,500	8,000	3,000	8,000	ps	16, 22, 36, 38
		CL = 4	^t CK _{AVG} (4)	3,750	8,000	N/A	N/A	ps	
	CK high-level width		^t CH _{AVG}	0.48	0.52	0.48	0.52	^t CK	45
	CK low-level width		^t CL _{AVG}	0.48	0.52	0.48	0.52	^t CK	45
	Half-clock period		^t HP	MIN (^t CH, ^t CL)		MIN (^t CH, ^t CL)		ps	46
×	Absolute ^t CK		^t CK _{abs}	tCK _{AVG(MIN)} +	^t CK _{AVG(MAX)}	tCK _{AVG(MIN)} +	^t CK _{AVG(MAX)}	ps	
Clock				^t JIT _{PER(MIN)}	+ ^t JIT _{PER(MAX)}		+ [†] JIT _{PER(MAX)}		
	Absolute CK high-level width		^t CH _{ABS}	^t CK _{AVG(MIN)} *	^t CK _{AVG(MAX)} *	^t CK _{AVG(MIN)} *	^t CK _{AVG(MAX)} *	ps	
				^t CH _{AVG(MIN)} +	^t CH _{AVG(MAX)} +	^t CH _{AVG(MIN)} +	^t CH _{AVG(MAX)} +		
				t _{JIT_{DTY(MIN)}}	^t JIT _{DTY(MAX)}	tJIT _{DTY(MIN)}	^t JIT _{DTY(MAX)}		
	Absolute CK low-level width		^t CL _{ABS}	^t CK _{AVG(MIN)} *	^t CK _{AVG(MAX)}	^t CK _{AVG(MIN)} *		ps	
				^t CL _{AVG(MIN)} +	* ^t CL _{AVG(MAX)}	^t CL _{AVG(MIN)} +	* ^t CL _{AVG(MAX)}		
				tJIT _{DTY(MIN)}	+ $^{t}JIT_{DTY(MAX)}$	tJIT _{DTY(MIN)}	+ ^t JIT _{DTY(MAX)}		
	Clock jitter – period		^t JIT _{PER}	-100	100	-100	100	ps	39
	Clock jitter - half period		^t JIT _{DUTY}	-100	100	-100	100	ps	40
	Clock jitter – cycle to cycle		^t JIT _{CC}	20	00	20	00	ps	41
ter	Cumulative jitter error, 2 cycle	es	^t ERR _{2per}	-150	150	-150	150	ps	42
Clock Jitter	Cumulative jitter error, 3 cycle	es	^t ERR _{3per}	-175	175	-175	175	ps	42
lock	Cumulative jitter error, 4 cycle	es	^t ERR _{4per}	-200	200	-200	200	ps	42
၁	Cumulative jitter error, 5 cycle	es	^t ERR _{5per}	-200	200	-200	200	ps	42, 48
	Cumulative jitter error, 6–10 c	cycles	^t ERR ₆₋ 10per	-300	300	-300	300	ps	42, 48
	Cumulative jitter error, 11-50	cycles	^t ERR _{11-50per}	-450	450	-450	450	ps	42



Table 52: AC Operating Conditions for -25E and -25 Speeds (Sheet 2 of 4) Notes: 1–5; notes appear on page 133; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characteristics		-2	5E	-2	25	11:4	Notes
	Parameter	Symbol	Min	Max	Min	Max	Units	Notes
	DQ output access time from CK/CK#	^t AC	-400	+400	-400	+400	ps	34, 43
	Data-out High-Z window from CK/CK#	^t HZ		^t AC (MAX)		^t AC (MAX)	ps	8, 9, 43
	DQS Low-Z window from CK/CK#	^t LZ ₁	^t AC (MIN)	^t AC (MAX)	^t AC (MIN)	^t AC (MAX)	ps	8, 10, 43
	DQ Low-Z window from CK/CK#	^t LZ ₂	2 * ^t AC (MIN)	^t AC (MAX)	2 * ^t AC (MIN)	^t AC (MAX)	ps	8, 10, 43
	DQ and DM input setup time relative to DQS	^t DS _a	250		250		ps	15, 19
а	DQ and DM input hold time relative to DQS	^t DH _a	250		250		ps	15, 19
Data	DQ and DM input setup time relative to DQS	^t DS _b	50		50		ps	15, 19
	DQ and DM input hold time relative to DQS	^t DH _b	125		125		ps	15, 19
	DQ and DM input pulse width (for each input)	^t DIPW	0.35		0.35		^t CK	37
	Data hold skew factor	^t QHS		300		300	ps	47
	DQ-DQS hold from DQS	^t QH	^t HP - ^t QHS		thp -tqhs		ps	15, 17, 47
	Data valid output window (DVW)	^t DVW	^t QH - ^t DQSQ		^t QH - ^t DQSQ		ns	15, 17
	DQS input-high pulse width	^t DQSH	0.35		0.35		^t CK	37
	DQS input-low pulse width	^t DQSL	0.35		0.35		^t CK	37
	DQS output access time from CK/CK#	^t DQSCK	-350	+350	-350	+350	ps	34, 43
	DQS falling edge to CK rising – setup time	^t DSS	0.2		0.2		^t CK	37
	DQS falling edge from CK rising – hold time	^t DSH	0.2		0.2		^t CK	37
þe	DQS-DQ skew, DQS to last DQ valid, per group, per access	^t DQSQ		200		200	ps	15, 17
Strobe	DQS read preamble	^t RPRE	0.9	1.1	0.9	1.1	^t CK	33, 34, 37, 43
Data	DQS read postamble	^t RPST	0.4	0.6	0.4	0.6	^t CK	33, 34, 37, 43
	Write preamble setup time	^t WPRES	0		0		ps	12, 13
	DQS write preamble	^t WPRE	0.35		0.35		^t CK	37
	DQS write postamble	^t WPST	0.4	0.6	0.4	0.6	^t CK	11, 37
	Positive DQS latching edge to associated clock edge	^t DQSS	-0.25	+0.25	-0.25	+0.25	^t CK	37
	WRITE command to first DQS latching transition		WL - ^t DQSS	WL + ^t DQSS	WL - ^t DQSS	WL + ^t DQSS	^t CK	



Table 52: AC Operating Conditions for -25E and -25 Speeds (Sheet 3 of 4) Notes: 1–5; notes appear on page 133; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

AC Characteristics			-25E		-25		Umita	Natas
	Parameter	Symbol	Min	Max	Min	Max	Units	Notes
	Address and control input pulse width for each input	^t IPW	0.6		0.6		^t CK	37
	Address and control input setup time	^t IS _a	375		375		ps	19
	Address and control input hold time	^t IH _a	375		375		ps	19
	Address and control input setup time	^t IS _b	175		175		ps	19
	Address and control input hold time	^t IH _b	250		250		ps	19
	CAS# to CAS# command delay	^t CCD	2		2		^t CK	37
	ACTIVE-to-ACTIVE (same bank) command	^t RC	55		55		ns	31, 37
SS	ACTIVE bank a to ACTIVE bank b command	^t RRD (x4, x8)	7.5		7.5		ns	25, 37
Address		^t RRD (x16)	10		10		ns	25, 37
Ā	ACTIVE-to-READ or WRITE delay	^t RCD	12.5		15		ns	37
d and	4-bank activate period	^t FAW (1K page)	37.5		37.5		ns	28, 37
Command	4-bank activate period	^t FAW (2K page)	50		50		ns	28, 37
Con	ACTIVE-to-PRECHARGE command	^t RAS	45	70,000	45	70,000	ns	18, 31, 37
	Internal READ-to-PRECHARGE command delay	^t RTP	7.5		7.5		ns	21, 25, 37
	Write recovery time	^t WR	15		15		ns	25, 37
	Auto precharge write recovery + precharge time	^t DAL	^t WR + ^t RP		^t WR + ^t RP		ns	20
	Internal WRITE-to-READ command delay	^t WTR	7.5		10		ns	25, 37
	PRECHARGE command period	^t RP	12.5		15		ns	29, 37
	PRECHARGE ALL command period	^t RPA	^t RP + ^t CK		^t RP + ^t CK		ns	29
	LOAD MODE command cycle time	^t MRD	2		2		^t CK	37
	CKE low to CK, CK# uncertainty	^t DELAY	^t IS + ^t CK + ^t IH		^t IS + ^t CK + ^t IH		ns	26
Refresh	REFRESH-to-ACTIVE or REFRESH-to- REFRESH command interval	^t RFC	127.5	70,000	127.5	70,000	ns	14, 37
efr	Average periodic refresh interval	^t REFI		7.8		7.8	μs	14, 37
~	Average periodic refresh interval (industrial)	^t REFI _{IT}		3.9		3.9	μs	14, 37
Refresh	Exit self refresh to non-READ command	^t XSNR	^t RFC (MIN) + 10		^t RFC (MIN) + 10		ns	
	Exit self refresh to READ command	^t XSRD	200		200		^t CK	37
Self	Exit self refresh timing reference	^t ISXR	^t IS		^t IS		ps	6, 27




Table 52: AC Operating Conditions for -25E and -25 Speeds (Sheet 4 of 4) Notes: 1–5; notes appear on page 133; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

AC Characteristics		-25E		-25		Units	Notes	
Parameter		Symbol	Min	Max	Min	Max	Units	Notes
ОВТ	ODT turn-on delay	^t AOND	2	2	2	2	^t CK	37
	ODT turn-on	^t AON	^t AC (MIN)	^t AC (MAX) + 700	^t AC (MIN)	^t AC (MAX) + 700	ps	23, 43
	ODT turn-off delay	^t AOFD	2.5	2.5	2.5	2.5	^t CK	35, 37
	ODT turn-off	^t AOF	^t AC (MIN)	^t AC (MAX) + 600	^t AC (MIN)	^t AC (MAX) + 600	ps	24, 44
	ODT turn-on (power-down mode)	^t AONPD	^t AC (MIN) + 2,000	2 x ^t CK + ^t AC (MAX) + 1,000	^t AC (MIN) + 2,000	2 x ^t CK + ^t AC (MAX) + 1,000	ps	
	ODT turn-off (power-down mode)	^t AOFPD	^t AC (MIN) + 2,000	2.5 x ^t CK + ^t AC (MAX) + 1,000	^t AC (MIN) + 2,000	2.5 x ^t CK + ^t AC (MAX) + 1,000	ps	
	ODT to power-down entry latency	^t ANPD	3		3		^t CK	37
	ODT power-down exit latency	^t AXPD	10		10		^t CK	37
	ODT enable from MRS command	^t MOD	12		12		ns	37, 49
Power-Down	Exit active power-down to READ command, MR[12] = 0	^t XARD	2		2		^t CK	37
	Exit active power-down to READ command, MR[12] = 1	^t XARDS	8 - AL		8 - AL		^t CK	37
	Exit precharge power-down to any non- READ command	^t XP	2		2		^t CK	37
	CKE MIN HIGH/LOW time	^t CKE	3		3		^t CK	32, 37



Notes

- 1. All voltages are referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified. ODT is disabled for all measurements that are not ODT-specific.
- 3. Outputs measured with equivalent load:



- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.0V in the test environment and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The slew rate for the input signals used to test the device is 1.0 V/ns for signals in the range between VIL(AC) and VIH(AC). Slew rates other than 1.0 V/ns may require the timing parameters to be derated as specified.
- 5. The AC and DC input level specifications are as defined in the SSTL_18 standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. There are two sets of values listed for Command/Address: ${}^t\mathrm{IS}_a$, ${}^t\mathrm{IH}_a$ and ${}^t\mathrm{IS}_b$, ${}^t\mathrm{IH}_b$. The ${}^t\mathrm{IS}_a$, ${}^t\mathrm{IH}_a$ values (for reference only) are equivalent to the baseline values of ${}^t\mathrm{IS}_b$, ${}^t\mathrm{IH}_b$ at VREF when the slew rate is 1 V/ns. The baseline values, ${}^t\mathrm{IS}_b$, ${}^t\mathrm{IH}_b$, are the JEDEC-defined values, referenced from the logic trip points. ${}^t\mathrm{IS}_b$ is referenced from VIH(AC) for a rising signal and VIL(AC) for a falling signal, while ${}^t\mathrm{IH}_b$ is referenced from VIL(DC) for a rising signal and VIH(DC) for a falling signal. If the Command/Address slew rate is not equal to 1 V/ns, then the baseline values must be derated by adding the values from Tables 28 and 29 on page 94.
- 7. The values listed are for the differential DQS strobe (DQS and DQS#) with a differential slew rate of 2 V/ns (1 V/ns for each signal). There are two sets of values listed: tDS_a , tDH_a and tDS_b , tDH_b . The tDS_a , tDH_a values (for reference only) are equivalent to the baseline values of tDS_b , tDH_b at VREF when the slew rate is 2 V/ns, differentially. The baseline values, tDS_b , tDH_b , are the JEDEC-defined values, referenced from the logic trip points. tDS_b is referenced from VIH(AC) for a rising signal and VIH(DC) for a falling signal, while tDH_b is referenced from VIL(DC) for a rising signal and VIH(DC) for a falling signal. If the differential DQS slew rate is not equal to 2 V/ns, then the baseline values must be derated by adding the values from Tables 30 and 31 on pages 99–100. If the DQS differential strobe feature is not enabled, then the DQS strobe is single-ended, the baseline values not applicable, and timing is not referenced to the logic trip points. Single-ended DQS data timing is referenced to DQS crossing VREF. The correct timing values for a single-ended DQS strobe are listed in Tables 32–35 on pages 101–102; listed values are already derated for slew rate variations and can be used directly from the table.
- 8. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (^tHZ) or begins driving (^tLZ).
- 9. This maximum value is derived from the referenced test load. ^tHZ (MAX) will prevail over ^tDQSCK (MAX) + ^tRPST (MAX) condition.
- 10. ^tLZ (MIN) will prevail over a ^tDQSCK (MIN) + ^tRPRE (MAX) condition.



- 11. The intent of the "Don't Care" state after completion of the postamble is that the DQS-driven signal should either be HIGH, LOW, or High-Z, and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions HIGH (above VIH[DC] MIN), then it must not transition LOW (below VIH[DC]) prior to ^tDQSH (MIN).
- 12. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 13. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on ^tDQSS.
- 14. The refresh period is 64ms (commercial) or 32ms (industrial). This equates to an average refresh rate of 7.8125μs (commercial) or 3.9607μs (industrial). However, a REFRESH command must be asserted at least once every 70.3μs or ^tRFC (MAX). To ensure all rows of all banks are properly refreshed, 8,192 REFRESH commands must be issued every 64ms (commercial) or 32ms (industrial).
- 15. Referenced to each output group: x4 = DQS with DQ0-DQ3; x8 = DQS with DQ0-DQ7; x16 = LDQS with DQ0-DQ7; and UDQS with DQ8-DQ15.
- 16. CK and CK# input slew rate is referenced at 1 V/ns (2 V/ns if measured differentially).
- 17. The data valid window is derived by achieving other specifications: ${}^{t}HP$ (${}^{t}CK/2$), ${}^{t}DQSQ$, and ${}^{t}QH$ (${}^{t}QH = {}^{t}HP {}^{t}QHS$). The data valid window derates in direct proportion to the clock duty cycle and a practical data valid window can be derived.
- 18. READs and WRITEs with auto precharge *are* allowed to be issued before ^tRAS (MIN) is satisfied since ^tRAS lockout feature is supported in DDR2 SDRAM.
- 19. VIL/VIH DDR2 overshoot/undershoot. See "AC Overshoot/Undershoot Specification" on page 110.
- 20. ${}^{t}DAL = (nWR) + ({}^{t}RP/{}^{t}CK)$. Each of these terms, if not already an integer, should be rounded up to the next integer. ${}^{t}CK$ refers to the application clock period; nWR refers to the ${}^{t}WR$ parameter stored in the MR[11, 10, 9]. For example, -37E at ${}^{t}CK = 3.75$ ns with ${}^{t}WR$ programmed to four clocks would have ${}^{t}DAL = 4 + (15$ ns/3.75ns) clocks = 4 + (4) clocks = 8 clocks.
- 21. The minimum internal READ to PRECHARGE time. This is the time from the last 4-bit prefetch begins to when the PRECHARGE command can be issued. A 4-bit prefetch is when the READ command internally latches the READ so that data will output CL later. This parameter is only applicable when ${}^{t}RTP / (2 \ x^{t}CK) > 1$, such as frequencies faster than 533 MHz when ${}^{t}RTP = 7.5 \text{ns}$. If ${}^{t}RTP / (2 \ x^{t}CK) \le 1$, then equation AL + BL/2 applies. ${}^{t}RAS$ (MIN) also has to be satisfied as well. The DDR2 SDRAM will automatically delay the internal PRECHARGE command until ${}^{t}RAS$ (MIN) has been satisfied.
- 22. Operating frequency is only allowed to change during self refresh mode (see Figure 57 on page 76), precharge power-down mode, or system reset condition (See "Reset Function" on page 77). SSC allows for small deviations in operating frequency, provided the SSC guidelines are satisfied.
- 23. ODT turn-on time ^tAON (MIN) is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time ^tAON (MAX) is when the ODT resistance is fully on. Both are measured from ^tAOND.
- 24. ODT turn-off time ^tAOF (MIN) is when the device starts to turn off ODT resistance. ODT turn off time ^tAOF (MAX) is when the bus is in High-Z. Both are measured from ^tAOFD.
- 25. This parameter has a two clock minimum requirement at any ^tCK.



- 26. ^tDELAY is calculated from ^tIS + ^tCK + ^tIH so that CKE registration LOW is guaranteed prior to CK, CK# being removed in a system RESET condition. See "Reset Function" on page 77.
- 27. ^tISXR is equal to ^tIS and is used for CKE setup time during self refresh exit, as shown in Figure 46 on page 67.
- 28. No more than four bank-ACTIVE commands may be issued in a given ^tFAW (MIN) period. ^tRRD (MIN) restriction still applies. The ^tFAW (MIN) parameter applies to all 8-bank DDR2 devices, regardless of the number of banks already open or closed.
- 29. ^tRPA timing applies when the PRECHARGE (ALL) command is issued, regardless of the number of banks already open or closed. If a single-bank PRECHARGE command is issued, ^tRP timing applies. ^tRPA (MIN) applies to all 8-bank DDR2 devices.
- 30. N/A.
- 31. This is applicable to READ cycles only. WRITE cycles generally require additional time due to ^tWR during auto precharge.
- 32. ^tCKE (MIN) of three clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the three clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of ^tIS + 2 x ^tCK + ^tIH.
- 33. This parameter is not referenced to a specific voltage level, but specified when the device output is no longer driving (^tRPST) or beginning to drive (^tRPRE).
- 34. When DQS is used single-ended, the minimum limit is reduced by 100ps.
- 35. The half-clock of ^tAOFD's 2.5 ^tCK assumes a 50/50 clock duty cycle. This half-clock value must be derated by the amount of half-clock duty cycle error. For example, if the clock duty cycle was 47/53, ^tAOFD would actually be 2.5 0.03, or 2.47, for ^tAOF (MIN) and 2.5 + 0.03, or 2.53, for ^tAOF (MAX).
- 36. The clock's ${}^{t}CK_{AVG}$ is the average clock over any 200 consecutive clocks and ${}^{t}CK_{AVG}$ (MIN) is the smallest clock rate allowed, except a deviation due to allowed clock jitter. Input clock jitter is allowed provided it does not exceed values specified. Also, the jitter must be of a random Gaussian distribution in nature.
- 37. The inputs to the DRAM must be aligned to the associated clock; that is, the actual clock that latches it in. However, the input timing (in ns) references to the ^tCK_{AVG} when determining the required number of clocks. The following input parameters are determined by taking the specified percentage times the ^tCK_{AVG} rather than ^tCK: ^tIPW, ^tDIPW, ^tDQSS, ^tDQSH, ^tDQSL, ^tDSS, ^tDSH, ^tWPST, and ^tWPRE.
- 38. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread spectrum at a sweep rate in the range 20–60 KHz with additional one percent of ${}^{t}CK_{AVG}$ as a long-term jitter component; however, the spread spectrum may not use a clock rate below ${}^{t}CK_{AVG(MIN)}$ or above ${}^{t}CK_{AVG(MAX)}$.
- 39. The period jitter (t JIT $_{PER}$) is the maximum deviation in the clock period from the average or nominal clock allowed in either the positive or negative direction. JEDEC specifies tighter jitter numbers during DLL locking time. During DLL lock time, the jitter values should be 20 percent less than noted in the table (DLL locked).
- 40. The half-period jitter (^tJIT_{DTY}) applies to either the high pulse of clock or the low pulse of clock; however, the two cumulatively can not exceed ^tJIT_{PER}.
- 41. The cycle-to-cycle jitter (t JIT $_{CC}$) is the amount the clock period can deviate from one cycle to the following cycle. JEDEC specifies tighter jitter numbers during DLL locking time. During DLL lock time, the jitter values should be 20 percent less than noted in the table (DLL locked).
- 42. The cumulative jitter error (${}^{t}ERR_{nPER}$), where n is 2, 3, 4, 5, 6–10, or 11–50, is the amount of clock time allowed to consecutively accumulate away from the average clock over any number of clock cycles.




- 43. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present; this will result in each parameter becoming larger. The following parameters are required to be derated by subtracting ${}^{t}ERR_{5PER}$ (MAX): ${}^{t}AC$ (MIN), ${}^{t}DQSCK$ (MIN), ${}^{t}LZ_{DQS}$ (MIN), ${}^{t}ADN$ (MIN); while these following parameters are required to be derated by subtracting ${}^{t}ERR_{5PER}$ (MIN): ${}^{t}AC$ (MAX), ${}^{t}DQSCK$ (MAX), ${}^{t}HZ$ (MAX), ${}^{t}LZ_{DQS}$ (MAX), ${}^{t}LZ_{DQ}$ (MAX), ${}^{t}ADN$ (MAX). The parameter ${}^{t}RPRE$ (MIN) is derated by subtracting ${}^{t}JIT_{PER}$ (MIN). The parameter ${}^{t}RPST$ (MIN) is derated by subtracting ${}^{t}JIT_{DTY}$ (MAX), while ${}^{t}RPST$ (MAX), is derated by subtracting ${}^{t}JIT_{DTY}$ (MIN).
- 44. Half-clock output parameters must be derated by the actual ^tERR_{5PER} and ^tJIT_{DTY} when input clock jitter is present; this will result in each parameter becoming larger. The parameter ^tAOF (MIN) is required to be derated by subtracting both ^tERR_{5PER} (MAX) and ^tJIT_{DTY} (MAX). The parameter ^tAOF (MAX) is required to be derated by subtracting both ^tERR_{5PER} (MIN) and ^tJIT_{DTY} (MIN).
- 45. MIN(^tCL, ^tCH) refers to the smaller of the actual clock LOW time and the actual clock HIGH time driven to the device. The clock's half period must also be of a Gaussian distribution; ^tCH_{AVG} and ^tCL_{AVG} must be met with or without clock jitter and with or without duty cycle jitter. ^tCH_{AVG} and ^tCL_{AVG} are the average of any 200 consecutive CK falling edges.
- 46. ${}^{t}HP$ (MIN) is the lesser of ${}^{t}CL$ and ${}^{t}CH$ actually applied to the device CK and CK# inputs; thus, ${}^{t}HP$ (MIN) \geq the lesser of ${}^{t}CL_{ABS}$ (MIN) and ${}^{t}CH_{ABS}$ (MIN).
- 47. ${}^tQH = {}^tHP {}^tQHS$; the worst case tQH would be the smaller of ${}^tCL_{ABS}$ (MAX) or ${}^tCH_{ABS}$ (MAX) times ${}^tCK_{ABS}$ (MIN) tQHS . Minimizing the amount of ${}^tCH_{AVG}$ offset and value of ${}^tJIT_{DTY}$ will provide a larger tQH , which in turn will provide a larger valid data out window.
- 48. JEDEC specifies using ^tERR_{6-10PER} when derating clock-related output timing (notes 43–44). Micron requires less derating by allowing ^tERR_{5PER} to be used.
- 49. Requires 8 ^tCK for backward compatibility.



Package Dimensions

Figure 91: 92-Ball FBGA Package

Die rev A, BT marking, 11mm x 19mm (x4, x8, x16)




Notes: 1. All dimensions are in millimeters.



Figure 92: 60-Ball FBGA Package

Die rev E, HQ marking), 8mm x 11.5mm (x4, x8)




Notes: 1. All dimensions are in millimeters.



Figure 93: 84-Ball FBGA Package

Die rev E, HR marking), 8mm x 12.5mm (x16)



Notes: 1. All dimensions are in millimeters.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.