

# **16Mb H-die SDRAM Specification**

**50 TSOP-II with Pb-Free**

**(RoHS compliant)**

**Revision 1.4**

**August 2004**

Samsung Electronics reserves the right to change products or specification without notice.

**Revision History****Revision 0.0 (October, 2003)**

- Target spec release

**Revision 1.0 (November, 2003)**

- Revision 1.0 spec release

**Revision 1.1 (December, 2003)**

- Corrected PKG dimension.

**Revision 1.2 (January, 2004)**

- Deleted -10(10ns) speed
- Modified load cap 50pF -> 30pF
- Modified DC current .

**Revision 1.3 (May, 2004)**

- Added Note 8. sentence of tRDL parameter.

**Revision 1.4 (August, 2004)**

- Corrected typo.

***512K x 16Bit x 2 Banks Synchronous DRAM*****FEATURES**

- 3.3V power supply
- LVTTL compatible with multiplexed address
- Dual banks operation
- MRS cycle with address key programs
  - CAS Latency ( 2 & 3)
  - Burst Length (1, 2, 4, 8 & full page)
  - Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- DQM for masking
- Auto & self refresh
- 15.6us refresh duty cycle (2K/32ms)
- **Pb-free Package**
- **RoHS compliant**

**GENERAL DESCRIPTION**


The K4S161622H is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

**ORDERING INFORMATION**


Part NO.	MAX Freq.	Interface	Package
K4S161622H-UC55	183MHz	LVTTL	50 TSOP(II)
K4S161622H-UC60	166MHz		
K4S161622H-UC70	143MHz		
K4S161622H-UC80	125MHz		

Organization	Row Address	Column Address
1Mx16	A0~A10	A0-A7

**Row & Column address configuration**


**Package Physical Dimension****50Pin TSOP(II) Package Dimension**

## FUNCTIONAL BLOCK DIAGRAM



\* Samsung Electronics reserves the right to change products or specification without notice.

## PIN CONFIGURATION (TOP VIEW)



## PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
<u>CS</u>	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A10/AP	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, column address : CA0 ~ CA7
BA	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with <u>RAS</u> low. Enables row access & precharge.
<u>CAS</u>	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
<u>WE</u>	Write Enable	Enables write operation and <u>row</u> precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data Input/Output Mask	Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ 15	Data Input/Output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ 4.6	V
Voltage on V <sub>DD</sub> supply relative to Vss	V <sub>DD</sub> , V <sub>DDQ</sub>	-1.0 ~ 4.6	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>D</sub>	1	W
Short circuit current	I <sub>os</sub>	50	mA

**Note :** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS**

Recommended operating conditions (Voltage referenced to V<sub>SS</sub> = 0V, T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V <sub>DD</sub> , V <sub>DDQ</sub>	3.0	3.3	3.6	V	
Input logic high voltage	V <sub>IH</sub>	2.0	3.0	V <sub>DDQ</sub> +0.3	V	1
Input logic low voltage	V <sub>IL</sub>	-0.3	0	0.8	V	2
Output logic high voltage	V <sub>OH</sub>	2.4	-	-	V	I <sub>OH</sub> = -2mA
Output logic low voltage	V <sub>OL</sub>	-	-	0.4	V	I <sub>OL</sub> = 2mA
Input leakage current	I <sub>LI</sub>	-10	-	10	uA	3

**Note :** 1. V<sub>IH</sub> (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.

2. V<sub>IL</sub> (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3. Any input 0V ≤ V<sub>IN</sub> ≤ V<sub>DDQ</sub>.

Input leakage currents include HI-Z output leakage for all bi-directional buffers with Tri-State outputs.

**CAPACITANCE** (V<sub>DD</sub> = 3.3V, T<sub>A</sub> = 23°C, f = 1MHz, V<sub>REF</sub> = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit
Clock	C <sub>CLK</sub>	2	4	pF
̄RAS, ̄CAS, ̄WE, ̄CS, CKE, L(U)DQM	C <sub>IN</sub>	2	4	pF
Address	C <sub>ADD</sub>	2	4	pF
DQ <sub>0</sub> ~ DQ <sub>15</sub>	C <sub>OUT</sub>	3	5	pF

**DECOUPLING CAPACITANCE GUIDE LINE**

Recommended decoupling capacitance added to power line at board.

Parameter	Symbol	Value	Unit
Decoupling Capacitance between V <sub>DD</sub> and V <sub>SS</sub>	C <sub>DC1</sub>	0.1 + 0.01	uF
Decoupling Capacitance between V <sub>DDQ</sub> and V <sub>SSQ</sub>	C <sub>DC2</sub>	0.1 + 0.01	uF

**Note :** 1. V<sub>DD</sub> and V<sub>DDQ</sub> pins are separated each other.

All V<sub>DD</sub> pins are connected in chip. All V<sub>DDQ</sub> pins are connected in chip.

2. V<sub>SS</sub> and V<sub>SSQ</sub> pins are separated each other

All V<sub>SS</sub> pins are connected in chip. All V<sub>SSQ</sub> pins are connected in chip.



ELECTRONICS

Rev 1.4 August 2004

# K4S161622H

# CMOS SDRAM

## DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C )


Parameter	Symbol	Test Condition	Version				Unit	Note
			-55	-60	-70	-80		
Operating Current (One Bank Active)	Icc1	Burst Length =1 tRC≥tRC(min) Io = 0 mA	120	115	105	95	mA	2
Precharge Standby Current in power-down mode	Icc2P	CKE≤VIL(max), tcc = 10ns	2				mA	
	Icc2PS	CKE & CLK≤VIL(max), tcc = $\infty$	2					
Precharge Standby Current in non power-down mode	Icc2N	CKE≥VIH(min), CS≥VIH(min), tcc = 10ns Input signals are changed one time during 30ns	15				mA	
	Icc2NS	CKE≥VIH(min), CLK≤VIL(max), tcc = $\infty$ Input signals are stable	5					
Active Standby Current in power-down mode	Icc3P	CKE≤VIL(max), tcc = 10ns	3				mA	
	Icc3PS	CKE & CLK≤VIL(max), tcc = $\infty$	3					
Active Standby Current in non power-down mode (One Bank Active)	Icc3N	CKE≥VIH(min), CS≥VIH(min), tcc = 10ns Input signals are changed one time during 30ns	25				mA	
	Icc3NS	CKE≥VIH(min), CLK≤VIL(max), tcc = $\infty$ Input signals are stable	15				mA	
Operating Current (Burst Mode)	Icc4	Io = 0 mA Page Burst 2Banks Activated tCCD = 2CLKs	155	150	140	130	mA	2
Refresh Current	Icc5	tRC≥tRC(min)	105	100	90	90	mA	3
Self Refresh Current	Icc6	CKE≤0.2V	1				mA	

Note : 1. Unless otherwise notes, Input level is CMOS(VIH/VIL=VDDQ/VSSQ) in LVTTL.


2. Measured with outputs open. Addresses are changed only one time during tcc(min).
3. Refresh period is 32ms. Addresses are changed only one time during tcc(min).
4. K4S161622H-UC\*\*

AC OPERATING TEST CONDITIONS ( $V_{DD} = 3.3V \pm 0.3V$ ,  $T_A = 0$  to  $70^\circ C$ )

Parameter	Value	Unit
Input levels ( $V_{ih}/V_{il}$ )	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r / t_f = 1 / 1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

## AC CHARACTERISTICS

(AC operating conditions unless otherwise noted)

Parameter	Symbol	-55		-60		-70		-80		Unit	Note						
		Min	Max	Min	Max	Min	Max	Min	Max								
CLK cycle time	CAS Latency=3	tcc	5.5	1000	6	1000	7	1000	8	1000	ns						
	CAS Latency=2		-		-		10		10								
Row active to row active delay	tRRD(min)	11	-	12	-	14	-	16	-	ns							
RAS to CAS delay	tRCD(min)	16.5	-	18	-	20	-	20	-	ns							
Row precharge time	tRP(min)	16.5	-	18	-	20	-	20	-	ns							
Row active time	tRAS(min)	38.5	100	42	100	49	100	48	100	ns							
Row cycle time	tRC(min)	55	-	60	-	69	-	70	-	ns							
Last data in to row precharge	tRD(min)	2		1						CLK	2,8						
Last data in to new col.address delay	tCDL(min)	1								CLK	2						
Last data in to burst stop	tBDL(min)	1								CLK	2						
Col. address to col. address delay	tCCD(min)	1								CLK							
Mode Register Set cycle time	tMRS(min)	2								CLK							
Number of valid output data	CAS Latency=3	2								ea	4						
	CAS Latency=2	1															

**K4S161622H****CMOS SDRAM**

(AC operating conditions unless otherwise noted)

Parameter		Symbol	-55		-60		-70		-80		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS Latency=3	tcc	5.5	1000	6	1000	7	1000	8	1000	ns	5
	CAS Latency=2		-		-		10		10			
CLK to valid output delay	CAS Latency=3	tsAC	-	5	-	5.5	-	5.5	-	6	ns	5, 6
	CAS Latency=2		-	6	-	6	-	6	-	6		
Output data		tOH	2	-	2.5	-	2.5	-	2.5	-	ns	6
CLK high pulse width	CAS Latency=3	tCH	2	-	2.5	-	3	-	3	-	ns	7
	CAS Latency=2		3		3		-		-			
CLK low pulse width	CAS Latency=3	tCL	2	-	2.5	-	3	-	3	-	ns	7
	CAS Latency=2		3		3		-		-			
Input setup time	CAS Latency=3	tss	1.5	-	1.5	-	1.75	-	2	-	ns	7
	CAS Latency=2		2		2		2		-			
Input hold time		tSH	1	-	1	-	1	-	1	-	ns	7
CLK to output in Low-Z		tSLZ	1	-	1	-	1	-	1	-	ns	6
CLK to output in Hi-Z	CAS Latency=3	tSHZ	-	5	-	5.5	-	5.5	-	6	ns	
	CAS Latency=2		-	6	-	6	-	6	-	6		

- Notes :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. Refer to the following clock unit based AC conversion table
  2. Minimum delay is required to complete write.
  3. All parts allow every cycle column address change.
  4. In case of row precharge interrupt, auto precharge and read burst stop.
  5. Parameters depend on programmed CAS latency.
  6. If clock rising time is longer than 1ns,  $(tr/2-0.5)$ ns should be added to the parameter.
  7. Assumed input rise and fall time ( $tr & tf$ )=1ns.  
If  $tr & tf$  is longer than 1ns, transient time compensation should be considered,  
i.e.,  $[(tr + tf)/2-1]$ ns should be added to the parameter.
  8. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported.  
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.



ELECTRONICS

Rev 1.4 August 2004

## SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	BA	A10/AP	A9~ A0	Note		
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE			1, 2		
Refresh	Auto Refresh		H	H	L	L	L	H	X	X		3		
	Entry	L		X						3				
	Self Refresh	Exit	L	H	L	H	H	H	X	X		3		
					H	X	X	X		X		3		
Bank Active & Row Addr.			H	X	L	L	H	H	X	V	Row Address			
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	X	V	L	Column Address (A0~A7)			
	Auto Precharge Enable										H			
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	X	V	L	Column Address (A0~A7)			
	Auto Precharge Enable										H			
Burst Stop			H	X	L	H	H	L	X	X				
Precharge	Bank Selection	H	X	L	L	H	L	X	V	L	X			
	Both Banks									X	H			
Clock Suspend or Active Power Down	Entry	H	L	H	X	X	X	X	X					
				L	V	V	V		X					
	Exit	L	H	X	X	X	X	X	X					
Precharge Power Down Mode	Entry	H	L	H	X	X	X	X	X					
				L	H	H	H		X					
	Exit	L	H	H	X	X	X	X	X					
				L	V	V	V		X					
DQM			H	X				V	X			7		
No Operation Command			H	X	H	X	X	X	X	X				
				L	H	H	H	X		X				

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

**Note :** 1. OP Code : Operand Code

A0 ~ A10/AP, BA : Program keys. (@MRS)

2. MRS can be issued only at both banks precharge state.

A new command can be issued after 2 clock cycle of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at both banks precharge state.

4. BA : Bank select address.

If "Low" at read, write, row active and precharge, bank A is selected.

If "High" at read, write, row active and precharge, bank B is selected.

If A10/AP is "High" at row precharge, BA is ignored and both banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)