# SINGLE CHANNEL MOBILE PWM CONTROLLER WITH PFM AND PWM MODE PRELIMINARY DATA SHEET 

The NX2130 controller IC is a compact Buck controller IC with 16 lead MLPQ package designed for step down DC to DC converter in portable applicaitons. It can be selected to operate in synchronous mode for continuous fixed PWM or non-synchronous mode to improve the efficiency at light load.Voltage feedforward provides fast response, good line regulation and nearly constant power stage gain under wide voltage input range. The NX2130 controller is optimized to convert single supply up to 24 V bus voltage to as low as 0.8 V output voltage. Internal UVLO keeps the regulator off until the supply voltage exceeds 4.5 V where internal digital soft starts get initiated to ramp up output. Over current protection and FB UVLO followed by latch off feature. Other features includes: 5 V gate drive capability, power good indicator, over voltage protection, output and adaptive dead band control.

- Bus voltage operation from 7 V to 25 V .
to 25 V
- Less than 1uA shutdown current with Enable low
- Excellent dynamic response with input voltage feed-forward and voltage mode control-PFM mode
- Selectable between Synchronous CCM and PWM/ PFM mode to improve efficiency at light load
- Fixed 300 kHz switching frequency
- Internal Digital Soft Start Function
- Programmable current limit with latch off
- Over voltage protection with latch off
- FB UVLO with latch off
- Power Good indicator available
- Pb-free and RoHS compliant
- Output soft discharge

Internal BST schottky diode

## APPLICATIONS

- Notebook PCs and Desknotes
- Tablet PCs/Slates
- On board DC to DC such as 12 V to $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$ or 1.8 V
- Hand-held portable instruments

TYPICAL APPLICATION


PATENT PENDING
Figure1 - Typical application of NX2130
ORDERING INFORMATION

| Device | Temperature | Package | Frequency | Pb-Free |
| :---: | :---: | :---: | :---: | :---: |
| NX2130CMTR | $-10^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$ | MLPQ-16L | 300 kHz | Yes |

## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
|  |  |
| HDRV to SW Voltage .................................... 0.3 V to 6.5V |  |
| SW to GND ................................................. -2V to 30V |  |
| All other pins ................................................. VCC+0.3V |  |
| Storage Temperature Range .............................. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to |
|  |  |

CAUTION: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

PACKAGE INFORMATION

| 16-LEAD PLASTIC MLPQ |  |
| :---: | :---: |
|  | $\theta_{\mathrm{JA}} \approx 46^{\circ} \mathrm{C} / \mathrm{W}$ <br> PVCC <br> LDRV <br> PGND <br> VREF-OC |

## ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{VIN}=15 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$. Typical values refer to $T_{A}=25^{\circ} \mathrm{C}$.

| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage(Vcc) <br> Vcc Voltage Range | $\mathrm{V}_{C C}$ |  | 4.75 |  | 5.25 | V |
| Operating quiescent current | $\mathrm{I}_{\mathrm{Q}}$ | EN=HIGH |  | 2 |  | mA |
| $\mathrm{V}_{\mathrm{CC}}$ Shut down current | $\mathrm{I}_{\text {SD }}$ | EN=LOW |  |  | 1 | uA |
| Vcc UVLO |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$-Threshold | $\mathrm{V}_{\text {cc_ }}$ UVLO | $\mathrm{V}_{\mathrm{CC}}$ Rising |  | 4.4 |  | V |
| $\mathrm{V}_{\text {cc }}$-Hysteresis | $\mathrm{V}_{\text {cc__ }}$ Hyst | $\mathrm{V}_{\mathrm{CC}}$ Falling |  | 0.2 |  | V |

NX2130

| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage(Vin) $V_{\text {in }}$ Voltage Range | $V_{\text {in }}$ |  | 5.5 |  | 24 | V |
| Input Voltage Current |  | Vin=24V |  | 24 |  | UA |
| $\mathrm{V}_{\text {in }}$ Shut Down Current |  | EN=LOW |  |  | 1 | uA |
| Vin UVLO $\mathrm{V}_{\text {in }}$-Threshold | $\mathrm{V}_{\text {in_}}$ UVLO | $\mathrm{V}_{\mathrm{CC}}$ Rising |  | 4.5 |  | V |
| $\mathrm{V}_{\text {in }}$-Hysteresis | $\mathrm{V}_{\text {in_ }}$ Hyst | $\mathrm{V}_{\mathrm{Cc}}$ Falling |  | 0.2 |  | V |
| Oscillator (Rt) Frequency | $\mathrm{F}_{\mathrm{S}}$ |  |  | 300 |  | KHz |
| Ramp Offset |  |  |  | 0.5 |  | V |
| Ramp/Vin Gain |  |  |  | 0.4 |  | V/V |
| Max Duty Cycle |  |  |  | 90 |  | \% |
| Min on time |  |  |  |  | 150 | nS |
| Error Amplifiers open loop gain |  |  |  | 70 |  | DB |
| Input Bias Current | lb |  |  |  | 100 | nA |
| maximum soucring current |  | FB=GND |  | 2 |  | mA |
| maximum sinking current |  | FB=VCC |  | 300 |  | UA |
| offset voltage |  |  |  | 0 |  | mV |
| COMP High voltage |  | $\mathrm{FB}=0.4, \mathrm{Vp}=0.8 \mathrm{~V}$, sink 40uA |  | 3.5 |  | V |
| COMP low voltage |  | source 80uA |  | 0.1 |  | V |
| Vref and Soft Start Internal Reference voltage |  |  |  | 3 |  | V |
| reference accuracy |  |  | -1 |  | 1 | \% |
| Soft Start time | Tss |  |  | 1.6 |  | mS |
| SW zero cross comparator offset voltage |  |  |  | 5 |  | mV |
| Enable <br> Enable input high |  |  | 1.4 |  |  | V |
| Enalble input low |  |  |  |  | 0.4 | V |
| FCCM <br> Logic input high |  |  | 1.4 |  |  | V |
| Logic input low |  |  |  |  | 0.4 | V |
| High Side <br> Output Impedance, Sourcing Current | $\mathrm{R}_{\text {source }}(\mathrm{Hdrv})$ | $\mathrm{I}=200 \mathrm{~mA}$ |  | 1 |  | ohm |
| Output Impedance, Sinking Current | $\mathrm{R}_{\text {sink }}$ (Hdrv) | $\mathrm{l}=200 \mathrm{~mA}$ |  | 0.8 |  | ohm |
| Rise Time | THdrv(Rise) | 10\% to 90\% |  | 50 |  | ns |
| Fall Time | THdrv(Fall) | 90\% to 10\% |  | 50 |  | ns |
| Deadband Time | $\begin{gathered} \text { Tdead(L to } \\ \mathrm{H}) \end{gathered}$ | Ldrv going Low to Hdrv going $\text { High, } 10 \% \text { to } 10 \%$ |  | 30 |  | ns |


| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Side Driver Output Impedance, Sourcing | $\mathrm{R}_{\text {source }}$ (Ldrv) | I=200mA |  | 1 |  | ohm |
| Output Impedance, Sinking | $\mathrm{R}_{\text {sink }}$ (Ldrv) | $1=200 \mathrm{~mA}$ |  | 0.5 |  | ohm |
| Rise Time | TLdrv(Rise) | 10\% to 90\% |  | 50 |  | ns |
| Fall Time | TLdrv(Fall) | 90\% to 10\% |  | 50 |  | ns |
| Deadband Time | Tdead(H to L) | SW going Low to Ldrv going High, $10 \%$ to $10 \%$ |  | 10 |  | ns |
| Power Good(Pgood) <br> Threshold Voltage as \% of Vref |  | FB ramping up |  | 90 |  | \% |
| Hysteresis |  |  |  | 5 |  | \% |
| FB Under Voltage FB Threshold |  |  |  | 70 |  | \%*Vp |
| Time Delay |  |  |  | 3 |  | cycle |
| Current Limit Ocset setting current |  | 100k from VREF_OC to GND |  | 30 |  | uA |
| Over Voltage Over Voltage Trip Point |  |  |  | 120 |  | \%Vref |
| Hysteresis |  |  |  | 8 |  | \%Vref |
| Over Voltage Delay |  |  |  | 2 |  | cycle |
| Over temperature Threshold |  |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Hysteresis |  |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

NX2130

## PIN DESCRIPTIONS

| PIN SYMBOL | PIN DESCRIPTION |
| :---: | :--- |
| VCC | This pin supplies the internal 5V bias circuit. A 1uF ceramic capacitor is placed as <br> close as possible to this pin and ground pin. |
| BST | This pin supplies voltage to high side FET driver. A high freq minimum 0.1uF ceramic <br> capacitor is placed as close as possible to and connected to this pin and SW pin. |
| PGND | Power ground. |
| COMP | This pin is the error amplifiers inverting input. This pin is connected via resistor <br> divider to the output of the switching regulator to set the output DC voltage. |
| SW | This pin is the output of the error amplifier and together with FB pin is used to compen- <br> sate the voltage control feedback loop. |
| HDRV | This pin is connected to source of high side FETs and provide return path for the high <br> side driver. It is also used to hold the low side driver low until this pin is brought low <br> by the action of high side turning off. |
| LDRV | High side gate driver output. |
| EN | Low side gate driver output. <br> VIN <br> Pull up this pin to Vcc for normal operation. Pulling this pin down below 0.4V shuts <br> down the controller and resets the soft start. |
| Bus voltage input provides power supply to oscillator and VIN UVLO signal. |  |
| VGOD | An open drain output that requires a pull up resistor to Vcc or a voltage lower than <br> Vcc. When FB pin reaches 90\% of the reference voltage PGOOD transitions from LO <br> to HI state. |
| VCEM | Forced CCM operation. Pull this pin high will force step down converter works at <br> synchronous mode. Pull this pin low, the PWM controller with work at either synchro- <br> nous PWM mode or Pulse frequency modulation (PFM) mode depending on the load <br> condition. |
| VRE | Voltage sensing pin. |
| Reference output voltage. A resistor from this pin to ground also set the current limit |  |
| threshold. |  |

## BLOCK DIAGRAM



Figure 2 - Simplified block diagram of the NX2130


Figure 3- Demo board schematic based on ORCAD (VIN=7V to 20V,VOUT=1.1,IOUT=30A)

## Bill of Materials

| Item | Quantity | Reference | Value | Manufacture |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 2 | Cl1, Cl2 | 25TQC33M | SANYO |
| 2 | 2 | C01,CO2 | 2R5TPE330MC | SANYO |
| 3 | 2 | C1,C12 | 0.1u |  |
| 4 | 4 | C2,C6,C16,C18 | 1 u |  |
| 5 | 1 | C3 | $2.7 n$ |  |
| 6 | 1 | C4 | 150p |  |
| 7 | 1 | C5 | 3.3n |  |
| 8 | 1 | C7 | 1 n |  |
| 9 | 1 | C9 | 470p |  |
| 10 | 1 | C10 | 100u/35V |  |
| 11 | 1 | C11 | 47u |  |
| 12 | 2 | C13,C14 | 10u/25V |  |
| 13 | 1 | Li | DO1813-561HC | COILCRAFT |
| 14 | 1 | Lo | 0.33uH | PANASONIC |
| 15 | 2 | M1,M2 | BSC119N03S | INFINEON |
| 16 | 2 | M3,M4 | BSC032N03S | INFINEON |
| 17 | 2 | M5,M6 | 2N7002 |  |
| 18 | 1 | RL | 1k |  |
| 19 | 6 | R2,R4,R5,R19,R23,R25 | 0 |  |
| 20 | 2 | R6,R15 | 10 |  |
| 21 | 1 | R7 | 6.65k |  |
| 22 | 1 | R8 | 1.2 k |  |
| 23 | 1 | R9 | 3.24k |  |
| 24 | 1 | R10 | 17.4k |  |
| 25 | 3 | R11,R16,R22 | 100k |  |
| 26 | 1 | R12 | 118k |  |
| 27 | 1 | R13 | 22.1k |  |
| 28 | 1 | R14 | 26.1k |  |
| 29 | 2 | R17,R24 | 10.5k |  |
| 30 | 1 | R20 | 51k |  |
| 31 | 1 | U1 | NX2130/MLPQ-16 | NEXSEM INC. |

## Demoboard waveforms



Figure 4 - PWM mode


Figure 6 - Soft start



Figure 5 - PFM mode


Figure 7 - Soft shutdown


Figure 9 - Step response(PFM and PWM transition)


Figure 10 - Step Response(PFM only)


Figure 11 - Over Current Protection


Figure 12 - Efficiency vs IOUT @ PWM mode (VOUT=1.1V)

## APPLICATION INFORMATION

## Symbol Used In Application Information:

Vin - Input voltage
Vout - Output voltage
lout - Output current
$\Delta V_{\text {RIPPLE }}$ - Output voltage ripple
Fs - Switching frequency
$\Delta$ IRIPPLE - Inductor current ripple

## Design Example

Power stage design requirements:
Vin=12V
Vout $=1.1 \mathrm{~V}$
lout $=30 \mathrm{~A}$
$\Delta V_{\text {tran }<=50 m V ~ @ ~ 5 A ~ s t e p ~}^{c}$
$\mathrm{Fs}=300 \mathrm{kHz}$

## Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from $20 \%$ to $40 \%$ of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$
\begin{align*}
& L_{\text {OUT }}=\frac{V_{\text {IN }}-V_{\text {OUT }}}{I_{\text {RIPPLE }}} \times \frac{V_{\text {OUT }}}{V_{\text {IN }}} \times \frac{1}{F_{S}}  \tag{1}\\
& I_{\text {RIPPLE }}=k \times I_{\text {OUTPUT }}
\end{align*}
$$

where k is between 0.2 to 0.4 .
Select $k=0.25$, then

$$
\begin{aligned}
& \mathrm{L}_{\text {out }}=\frac{12 \mathrm{~V}-1.1 \mathrm{~V}}{0.4 \times 30 \mathrm{~A}} \times \frac{1.1 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{1}{300 \mathrm{kHz}} \\
& \mathrm{~L}_{\text {out }}=0.28 \mathrm{uH}
\end{aligned}
$$

Choose Lout=0.33uH.
Current Ripple is calculated as

$$
\begin{align*}
I_{\text {RIPPLE }} & =\frac{V_{\text {IN }}-V_{\text {OUT }}}{L_{\text {OUT }}} \times \frac{V_{\text {OUT }}}{V_{\text {IN }}} \times \frac{1}{F_{S}} \\
& =\frac{12 \mathrm{~V}-1.1 \mathrm{~V}}{0.33 \mathrm{uH}} \times \frac{1.1 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{1}{300 \mathrm{kHz}}=10 \mathrm{~A} \tag{2}
\end{align*}
$$

## Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

## Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {RIPPLE }}=E S R \times \Delta \mathrm{I}_{\mathrm{RIPPLE}}+\frac{\Delta \mathrm{I}_{\mathrm{RIPPLE}}}{8 \times \mathrm{F}_{\mathrm{s}} \times \mathrm{C}_{\text {OUT }}} \tag{3}
\end{equation*}
$$

Where ESR is the output capacitors' equivalent series resistance, $\mathrm{C}_{\text {out }}$ is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic,POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, POSCAP are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$
\begin{equation*}
E \mathrm{ER}_{\text {desire }}=\frac{\Delta \mathrm{V}_{\text {RIPPLE }}}{\Delta \mathrm{I}_{\text {RIPPLE }}}=\frac{20 \mathrm{mV}}{10 \mathrm{~A}}=2 \mathrm{~m} \Omega \tag{4}
\end{equation*}
$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, for 50 mV output ripple, POSCAP 2R5TPE330MC with $12 \mathrm{~m} \Omega$ are chosen.

$$
\begin{equation*}
N=\frac{E S R_{E} \times \Delta I_{\text {RIPPLE }}}{\Delta V_{\text {RIPPLE }}} \tag{5}
\end{equation*}
$$

Number of Capacitor is calculated as
$N=\frac{12 \mathrm{~m} \Omega \times 10 \mathrm{~A}}{50 \mathrm{mV}}$
$\mathrm{N}=2.4$
The number of capacitor has to be round up to a integer. Choose $\mathrm{N}=2$.

If ceramic capacitors are chosen as output capacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors.

## Based On Transient Requirement

Typically, the output voltage droop during transient is specified as
$\Delta \mathrm{V}_{\text {droop }}<\Delta \mathrm{V}_{\text {tran }} @$ step load $\Delta \mathrm{I}_{\text {step }}$
During the transient, the voltage droop during the transient is composed of two sections. One section is dependent on the ESR of capacitor, the other section is
a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot when load from high load to light load with a $\Delta \mathrm{I}_{\text {STEP }}$ transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {overshoot }}=\mathrm{ESR} \times \Delta \mathrm{I}_{\text {step }}+\frac{\mathrm{V}_{\text {OUT }}}{2 \times \mathrm{L} \times \mathrm{C}_{\text {OUT }}} \times \tau^{2} \tag{6}
\end{equation*}
$$

where $\tau$ is the a function of capacitor,etc.

$$
\tau=\left\{\begin{array}{l}
0 \quad \text { if } \quad \mathrm{L} \leq \mathrm{L}_{\text {crit }}  \tag{7}\\
\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {step }}}{\mathrm{V}_{\text {OUT }}}-\mathrm{ESR} \times \mathrm{C}_{\text {out }} \quad \text { if } \quad \mathrm{L} \geq \mathrm{L}_{\text {crit }}
\end{array}\right.
$$

where

$$
\begin{equation*}
\mathrm{L}_{\text {crit }}=\frac{\mathrm{ESR} \times \mathrm{C}_{\mathrm{oUT}} \times \mathrm{V}_{\mathrm{OUT}}}{\Delta \mathrm{I}_{\text {step }}}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \times \mathrm{V}_{\mathrm{OUT}}}{\Delta \mathrm{I}_{\text {step }}} \tag{8}
\end{equation*}
$$

where $E S R_{E}$ and $C_{E}$ represents $E S R$ and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected output inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $\mathrm{L} \leq \mathrm{L}_{\text {crit }}$ is true. In
that case, the transient spec is mostly like to dependent on the ESR of capacitor.

Most case, the output capacitor is multiple capacitor in parallel. The number of capacitor can be calculated by the following

$$
\begin{equation*}
\mathrm{N}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \Delta \mathrm{I}_{\text {step }}}{\Delta \mathrm{V}_{\text {tran }}}+\frac{\mathrm{V}_{\text {OUT }}}{2 \times \mathrm{L} \times \mathrm{C}_{\mathrm{E}} \times \Delta \mathrm{V}_{\text {tran }}} \times \tau^{2} \tag{9}
\end{equation*}
$$

where

$$
\tau=\left\{\begin{array}{l}
0 \quad \text { if } \quad \mathrm{L} \leq \mathrm{L}_{\text {crit }}  \tag{10}\\
\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {step }}}{\mathrm{V}_{\text {out }}}-\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \quad \text { if } \quad \mathrm{L} \geq \mathrm{L}_{\text {crit }}
\end{array}\right.
$$

For example, assume voltage droop during transient is 50 mV for 5 A load step.

If the POSCAP 2R5TPE330MC( $330 \mathrm{uF}, 12 \mathrm{mohm}$ $E S R$ ) is used, the crticial inductance is given as

$$
\begin{aligned}
& \mathrm{L}_{\text {crit }}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \times \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {step }}}= \\
& \frac{12 \mathrm{~m} \Omega \times 330 \mu \mathrm{~F} \times 1.1 \mathrm{~V}}{5 \mathrm{~A}}=0.6 \mu \mathrm{H}
\end{aligned}
$$

The selected inductor is 0.33 uH which is smaller than critical inductance. In that case, the output voltage transient only dependent on the ESR.
number of capacitor is

$$
\begin{aligned}
& \tau=\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {sep }}}{\mathrm{V}_{\text {OUT }}}-\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \\
& =\frac{0.33 \mu \mathrm{H} \times 5 \mathrm{~A}}{1.1 \mathrm{~V}}-12 \mathrm{~m} \Omega \times 330 \mu \mathrm{~F}=-1.86 \mathrm{us}
\end{aligned}
$$

$$
\begin{aligned}
& \mathrm{N}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \Delta \mathrm{I}_{\text {step }}}{\Delta \mathrm{V}_{\text {tran }}}+\frac{\mathrm{V}_{\text {OUT }}}{2 \times \mathrm{L} \times \mathrm{C}_{\mathrm{E}} \times \Delta \mathrm{V}_{\text {tran }}} \times \tau^{2} \\
& =\frac{12 \mathrm{~m} \Omega \times 5 \mathrm{~A}}{50 \mathrm{mV}}+\frac{1.1 \mathrm{~V}}{2 \times 0.33 \mu \mathrm{H} \times 330 \mu \mathrm{~F} \times 50 \mathrm{mV}} \times(0)^{2} \\
& =1.82
\end{aligned}
$$

The number of capacitors has to satisfy both ripple and transient requirement. Overall, we choose $\mathrm{N}=2$.

It should be considered that the proposed equa-
tion is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation gives a good start. For more margin, more capacitors have to be chosen after the test. Typically, forhigh frequency capacitor such as high quality POSCAP especially ceramic capacitor, $20 \%$ to $100 \%$ (for ceramic) more capacitors have to be chosen since the ESR of capacitors is so low that the PCB parasitic can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

## Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has $180^{\circ}$ phase shift, and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response, compensator is employed to provide highest possible bandwidth and enough phase margin. Ideally, the Bode plot of the closed loop system has crossover frequency between $1 / 10$ and $1 / 5$ of the switching frequency, phase margin greater than $50^{\circ}$ and the gain crossing 0dB with $-20 \mathrm{~dB} /$ decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

Voltage feedforward compensation is used in NX2130 to compensate the output voltage variation caused by input voltage changing. The feedforward funtion is realized by using VIN pin voltage to program the oscillator ramp voltage $\mathrm{V}_{\text {osc }}$ at about $4 / 10$ of $\mathrm{V}_{\text {IN }}$ voltage, which provides nearly constant power stage gain under wide voltage input range.

## A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo oscap and poscap, the frequency of ESR zero caused by output capacitors is higher than the cross-
over frequency. In this case, it is necessary to compensate the system with type III compensator. The following figures and equations show how to realize the type III compensator by transconductance amplifier.

$$
\begin{align*}
& \mathrm{F}_{\mathrm{Z} 1}=\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \mathrm{C}_{2}}  \tag{11}\\
& \mathrm{~F}_{\mathrm{Z} 2}=\frac{1}{2 \times \pi \times\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right) \times \mathrm{C}_{3}}  \tag{12}\\
& \mathrm{~F}_{\mathrm{P} 1}=\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{3}}  \tag{13}\\
& \mathrm{~F}_{\mathrm{P} 2}=\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \frac{\mathrm{C}_{1} \times \mathrm{C}_{2}}{\mathrm{C}_{1}+\mathrm{C}_{2}}} \tag{14}
\end{align*}
$$

where $\mathrm{F}_{\mathrm{z} 1}, \mathrm{~F}_{\mathrm{z} 2}, \mathrm{~F}_{\mathrm{P} 1}$ and $\mathrm{F}_{\mathrm{P} 2}$ are poles and zeros in the compensator.

The transfer function of type III compensator amplifier is given by:

$$
\frac{\mathrm{V}_{\mathrm{e}}}{\mathrm{~V}_{\text {out }}}=\frac{1}{\mathrm{sR}_{2} \times\left(\mathrm{C}_{2}+\mathrm{C}_{1}\right)} \times \frac{\left(1+\mathrm{sR}_{4} \times \mathrm{C}_{2}\right) \times\left[1+\mathrm{s}\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right) \times \mathrm{C}_{3}\right]}{\left(1+\mathrm{sR}_{4} \times \frac{\mathrm{C}_{2} \times \mathrm{C}_{1}}{\mathrm{C}_{2}+\mathrm{C}_{1}}\right) \times\left(1+\mathrm{sR}_{3} \times \mathrm{C}_{3}\right)}
$$



Figure 13-Type III compensator

Case 1: $\quad F_{L C}<F_{o}<F_{\text {ESR }}$ (for most ceramic or low ESR POSCAP, OSCON)


Figure 14 - Bode plot of Type III compensator

$$
\left(F_{\mathrm{LC}}<\mathrm{F}_{\mathrm{o}}<\mathrm{F}_{\mathrm{ESR}}\right)
$$

Typical design example of type III compensator in which the crossover frequency is selected as $F_{\mathrm{LC}}<\mathrm{F}_{\mathrm{o}}<\mathrm{F}_{\mathrm{ESR}}$ and $\mathrm{F}_{\mathrm{o}}<=1 / 10 \sim 1 / 5 \mathrm{~F}_{\mathrm{s}}$ is shown as the following steps.

1. Calculate the location of $L C$ double pole $F_{L C}$ and ESR zero $\mathrm{F}_{\mathrm{ESR}}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\text { LoUT } \times \mathrm{C}_{\text {OUT }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{0.33 \mathrm{uH} \times 660 \mathrm{uF}}} \\
& =10.8 \mathrm{kHz}
\end{aligned}
$$

$$
\begin{aligned}
\mathrm{F}_{\text {ESR }} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {oUT }}} \\
& =\frac{1}{2 \times \pi \times 12 \mathrm{~m} \Omega \times 660 \mathrm{uF}} \\
& =40.2 \mathrm{kHz}
\end{aligned}
$$

2. Set $R_{2}$ equal to $3.24 \mathrm{k} \Omega$.
$R_{1}=\frac{R_{2} \times V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}}=\frac{3.24 \mathrm{k} \Omega \times 0.8 \mathrm{~V}}{1.1 \mathrm{~V}-0.8 \mathrm{~V}}=8.64 \mathrm{k} \Omega$
Choose $R_{1}=8.66 \mathrm{k} \Omega$.
3. Set zero $F_{Z 2}=F_{\mathrm{LC}}$ and $\mathrm{F}_{\mathrm{p} 1}=\mathrm{F}_{\mathrm{ESR}}$, calculate $\mathrm{C}_{3}$.

$$
\begin{aligned}
\mathrm{C}_{3} & =\frac{1}{2 \times \pi \times \mathrm{R}_{2}} \times\left(\frac{1}{\mathrm{~F}_{\mathrm{z} 2}}-\frac{1}{\mathrm{~F}_{\mathrm{p} 1}}\right) \\
& =\frac{1}{2 \times \pi \times 10 \mathrm{k} \Omega} \times\left(\frac{1}{10.8 \mathrm{kHz}}-\frac{1}{40.2 \mathrm{kHz}}\right) \\
& =3.33 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{3}=3.3 \mathrm{nF}$.
4. Calculate $R_{4}$ with the crossover frequency at $1 / 10 \sim 1 / 5$ of the switching frequency. Set $F_{0}=40 \mathrm{kHz}$.

$$
\begin{aligned}
\mathrm{R}_{4} & =\frac{\mathrm{V}_{\text {osc }}}{V_{\text {in }}} \times \frac{2 \times \pi \times \mathrm{F}_{\mathrm{O}} \times \mathrm{L}}{\mathrm{C}_{3}} \times \mathrm{C}_{\text {out }} \\
& =\frac{4}{10} \times \frac{2 \times \pi \times 40 \mathrm{kHz} \times 0.33 \mathrm{uH}}{3.3 \mathrm{nF}} \times 660 \mathrm{uF} \\
& =6.63 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{4}=6.65 \mathrm{k} \Omega$.
5. Calculate $C_{2}$ with zero $F_{z 1}$ at $75 \%$ of the $L C$ double pole by equation (11).

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{z} 1} \times \mathrm{R}_{4}} \\
& =\frac{1}{2 \times \pi \times 0.75 \times 10.8 \mathrm{kHz} \times 6.65 \mathrm{k} \Omega} \\
& =2.9 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{2}=2.7 \mathrm{nF}$.
6. Calculate $C_{1}$ by equation (14) with pole $F_{p 2}$ at half the switching frequency.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \mathrm{F}_{\mathrm{P} 2}} \\
& =\frac{1}{2 \times \pi \times 6.65 \mathrm{k} \Omega \times 150 \mathrm{kHz}} \\
& =160 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=150 \mathrm{pF}$.
7. Calculate $R_{3}$ by equation (13) with $F_{p 1}=F_{E S R}$.

$$
\begin{aligned}
\mathrm{R}_{3} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{p} 1} \times \mathrm{C}_{3}} \\
& =\frac{1}{2 \times \pi \times 40.2 \mathrm{kHz} \times 3.3 \mathrm{nF}} \\
& =1.2 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=1.2 \mathrm{k} \Omega$.
Case 2: $\quad F_{\text {LC }}<F_{E S R}<F_{\text {o }}$ (for electrolytic capacitors)


Figure 15 - Bode plot of Type III compensator

$$
\left(F_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}}<\mathrm{F}_{\mathrm{O}}\right)
$$

If electrolytic capacitors are used as output capacitors, typical design example of type III compensator in which the crossover frequency is selected as $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}}<\mathrm{F}_{\mathrm{O}}$ and $\mathrm{F}_{\mathrm{O}}<=1 / 10 \sim 1 / 5 \mathrm{~F}_{\mathrm{s}}$ is shown as the following steps. Here two SANYO MV-WG1000 with $30 \mathrm{~m} \Omega$ is chosen as output capacitor, output inductor is 2.2 uH .

1. Calculate the location of $L C$ double pole $F_{L C}$ and ESR zero $\mathrm{F}_{\text {ESR }}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\mathrm{L}_{\text {out }} \times \mathrm{C}_{\text {out }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{2.2 \mathrm{uH} \times 2000 \mathrm{uF}}} \\
& =1.8 \mathrm{kHz}
\end{aligned}
$$

$$
\begin{aligned}
\mathrm{F}_{\mathrm{ESR}} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\mathrm{oUT}}} \\
& =\frac{1}{2 \times \pi \times 15 \mathrm{~m} \Omega \times 2000 \mathrm{uF}} \\
& =5.3 \mathrm{kHz}
\end{aligned}
$$

2. Set $R_{2}$ equal to $15 \mathrm{k} \Omega$.
$R_{1}=\frac{R_{2} \times V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}}=\frac{15 \mathrm{k} \Omega \times 0.8 \mathrm{~V}}{1.8 \mathrm{~V}-0.8 \mathrm{~V}}=12 \mathrm{k} \Omega$
Choose $\mathrm{R}_{1}=12 \mathrm{k} \Omega$.
3. Set zero $\mathrm{F}_{\mathrm{Z} 2}=\mathrm{F}_{\mathrm{LC}}$ and $\mathrm{F}_{\mathrm{p} 1}=\mathrm{F}_{\mathrm{ESR}}$.
4. Calculate $\mathrm{C}_{3}$.

$$
\begin{aligned}
\mathrm{C}_{3} & =\frac{1}{2 \times \pi \times \mathrm{R}_{2}} \times\left(\frac{1}{\mathrm{~F}_{\mathrm{z} 2}}-\frac{1}{\mathrm{~F}_{\mathrm{p} 1}}\right) \\
& =\frac{1}{2 \times \pi \times 15 \mathrm{k} \Omega} \times\left(\frac{1}{1.8 \mathrm{kHz}}-\frac{1}{5.3 \mathrm{kHz}}\right) \\
& =2.4 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{3}=2.7 \mathrm{nF}$.
5. Calculate $R_{3}$.

$$
\begin{aligned}
\mathrm{R}_{3} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{P} 1} \times \mathrm{C}_{3}} \\
& =\frac{1}{2 \times \pi \times 5.3 \mathrm{kHz} \times 2.7 \mathrm{~F}} \\
& =11.1 \mathrm{k} \Omega
\end{aligned}
$$

Choose $R_{3}=11 \mathrm{k} \Omega$.
6. Calculate $R_{4}$ with $F_{0}=30 \mathrm{kHz}$.

$$
\begin{aligned}
R_{4} & =\frac{V_{\text {osc }}}{V_{\text {in }}} \times \frac{2 \times \pi \times F_{0} \times L}{E S R} \times \frac{R_{2} \times R_{3}}{R_{2}+R_{3}} \\
& =0.1 \times \frac{2 \times \pi \times 30 \mathrm{kHz} \times 2.2 \mathrm{uH}}{15 \mathrm{~m} \Omega} \times \frac{15 \mathrm{k} \Omega \times 11 \mathrm{k} \Omega}{15 \mathrm{k} \Omega+11 \mathrm{k} \Omega} \\
& =16 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{4}=16 \mathrm{k} \Omega$.
7. Calculate $C_{2}$ with zero $F_{z 1}$ at $75 \%$ of the LC double pole by equation (11).

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{Z} 1} \times \mathrm{R}_{4}} \\
& =\frac{1}{2 \times \pi \times 0.75 \times 1.8 \mathrm{kHz} \times 16 \mathrm{k} \Omega} \\
& =4.2 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{2}=4.7 \mathrm{nF}$.
8. Calculate $C_{1}$ by equation (14) with pole $F_{p 2}$ at half the switching frequency.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \mathrm{F}_{\mathrm{P} 2}} \\
& =\frac{1}{2 \times \pi \times 16 \mathrm{k} \Omega \times 150 \mathrm{kHz}} \\
& =66 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=68 \mathrm{pF}$.

## B. Type II compensator design

If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.

For this type of compensator, $\mathrm{F}_{\mathrm{O}}$ has to satisfy $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}} \ll \mathrm{F}_{\mathrm{o}}<=1 / 10 \sim 1 / 5 \mathrm{~F}_{\mathrm{s}}$

## Case 1:

Type II compensator can be realized by simple $R C$ circuit as shown in figure 17. $R_{3}$ and $C_{1}$ introduce a zero to cancel the double pole effect. $\mathrm{C}_{2}$ introduces a pole to suppress the switching noise. The following equations show the compensator pole zero location and constant gain.

$$
\begin{align*}
& \text { Gain }=\frac{\mathrm{R}_{3}}{\mathrm{R}_{2}}  \tag{15}\\
& \mathrm{~F}_{\mathrm{z}}=\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{1}}  \tag{16}\\
& \mathrm{~F}_{\mathrm{p}} \approx \frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{2}} \tag{17}
\end{align*}
$$



Figure 16 - Bode plot of Type II compensator


Figure 17 - Type II compensator

The following parameters are used as an example for type II compensator design, three 1500uF with 19mohm Sanyo electrolytic CAP 6MV1500WGL are used as output capacitors. Coilcraft DO5010P-152HC 1.5 uH is used as output inductor. The power stage information is that: $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=12 \mathrm{~A}$, $F_{\mathrm{s}}=300 \mathrm{kHz}$.
1.Calculate the location of $L C$ double pole $F_{L C}$ and ESR zero $\mathrm{F}_{\text {ESR }}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\mathrm{L}_{\text {OUT }} \times \mathrm{C}_{\text {OUT }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{1.5 \mathrm{uH} \times 4500 \mathrm{uF}}} \\
& =1.94 \mathrm{kHz} \\
\mathrm{~F}_{\text {ESR }} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {OUT }}} \\
& =\frac{1}{2 \times \pi \times 6.33 \mathrm{~m} \Omega \times 4500 \mathrm{uF}} \\
& =5.6 \mathrm{kHz}
\end{aligned}
$$

2. Set crossover frequency $\mathrm{Fo}=30 \mathrm{kHz} \gg \mathrm{F}_{\mathrm{ESR}}$.
3. Set $R_{2}$ equal to $10 k \Omega$. Based on output voltage, using equation 21 , the final selection of $R_{1}$ is 20k $\Omega$.
4.Calculate $R_{3}$ value by the following equation.

$$
\begin{aligned}
\mathrm{R}_{3} & =\frac{\mathrm{V}_{\text {OSC }}}{\mathrm{V}_{\text {in }}} \times \frac{2 \times \pi \times \mathrm{F}_{\mathrm{O}} \times \mathrm{L}}{\mathrm{ESR}} \times \mathrm{R}_{2} \\
& =\frac{1}{10} \times \frac{2 \times \pi \times 30 \mathrm{kHz} \times 1.5 \mathrm{uH}}{6.33 \mathrm{~m} \Omega} \times 10 \mathrm{k} \Omega \\
& =40.6 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=40.2 \mathrm{k} \Omega$.
5. Calculate $C_{1}$ by setting compensator zero $F_{z}$ at $75 \%$ of the LC double pole.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{F}_{\mathrm{z}}} \\
& =\frac{1}{2 \times \pi \times 37.4 \mathrm{k} \Omega \times 0.75 \times 1.94 \mathrm{kHz}} \\
& =2.7 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=2.7 \mathrm{nF}$.
6. Calculate $\mathrm{C}_{2}$ by setting compensator pole $\mathrm{F}_{\mathrm{p}}$ at half the swithing frequency.

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{\pi \times \mathrm{R}_{3} \times \mathrm{F}_{\mathrm{s}}} \\
& =\frac{1}{\pi \times 37.4 \mathrm{k} \Omega \times 300 \mathrm{kHz}} \\
& =27 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{2}=27 \mathrm{pF}$.

## Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at 0.8 V . The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is 0.8 V when the output voltage is at the desired value. The following equation applies to figure 18 , which shows the relationship between $\mathrm{V}_{\text {OUT }}, \mathrm{V}_{\text {REF }}$ and voltage divider.


Figure 18 - Voltage divider

$$
\begin{equation*}
R_{1}=\frac{R_{2} \times V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}} \tag{18}
\end{equation*}
$$

where $R_{2}$ is part of the compensator, and the value of $R_{1}$ value can be set by voltage divider.

## Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply switching current to the MOSFETs. Usually 1 uF ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated
as:

$$
\begin{align*}
& I_{\text {RMS }}=I_{\text {OUT }} \times \sqrt{D} \times \sqrt{1-D} \\
& D=\frac{V_{\text {OUT }}}{V_{\text {INMIN }}} \tag{19}
\end{align*}
$$

$\mathrm{V}_{\text {Inmin }}=8 \mathrm{~V}$, Vout $=1.05 \mathrm{~V}$, lout $=10 \mathrm{~A}$, the result of input RMS current is 3.4 A .

For higher efficiency, low ESR capacitors are recommended. One Sanyo OSCON CAP 25SVP56M
$25 \mathrm{~V} 56 \mathrm{uF} 28 \mathrm{~m} \Omega$ with 3.8 A RMS rating are chosen as input bulk capacitors.

## Power MOSFETs Selection

The NX2130 requires two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. For example, two IRF7822 are used. They have the following parameters: $\mathrm{V}_{\mathrm{DS}}=30 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=18 \mathrm{~A}, \mathrm{R}_{\mathrm{DSoN}}$ $=5 \mathrm{~m} \Omega, \mathrm{Q}_{\text {GATE }}=44 \mathrm{nC}$.

There are two factors causing the MOSFET power loss:conduction loss, switching loss.

Conduction loss is simply defined as:

$$
\begin{align*}
& \mathrm{P}_{\text {HCON }}=\mathrm{I}_{\text {OUT }}^{2} \times \mathrm{D} \times \mathrm{R}_{\text {DS(ON })} \times \mathrm{K} \\
& \mathrm{P}_{\text {LCON }}=\mathrm{I}_{\text {OUT }} \times(1-\mathrm{D}) \times \mathrm{R}_{\text {DS(ON })} \times \mathrm{K}  \tag{22}\\
& \mathrm{P}_{\text {TOTAL }}=\mathrm{P}_{\text {HCON }}+\mathrm{P}_{\text {LCON }}
\end{align*}
$$

where the Ros(on) will increases as MOSFET junction temperature increases, K is Ros(on) temperature dependency. As a result, Ros(on) should be selected for the worst case, in which K approximately equals to 1.4 at $125^{\circ} \mathrm{C}$ according to datasheet. Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$
\begin{equation*}
P_{\text {sw }}=\frac{1}{2} \times V_{\mathbb{I N}} \times \mathrm{I}_{\text {out }} \times \mathrm{T}_{\text {sw }} \times \mathrm{F}_{\mathrm{S}} \tag{23}
\end{equation*}
$$

where lout is output current, $T$ sw is the sum of $T_{R}$ and $T_{F}$ which can be found in mosfet datasheet, and Fs is switching frequency. Swithing loss Psw is frequency dependent.

Also MOSFET gate driver loss should be considered when choosing the proper power MOSFET. MOSFET gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits.It is proportional to frequency and is defined as:

$$
\begin{equation*}
P_{\text {gate }}=\left(Q_{\text {HGATE }} \times V_{\text {HGS }}+Q_{\text {LGATE }} \times V_{\text {LGS }}\right) \times F_{S} \tag{24}
\end{equation*}
$$

where Qhgate is the high side MOSFETs gate charge,Qlgate is the low side MOSFETs gate charge, $\mathrm{V}_{\text {нGs }}$
is the high side gate source voltage, and $\mathrm{V}_{\text {LGs }}$ is the low side gate source voltage.

This power dissipation should not exceed maximum power dissipation of the driver device.

## Over Current Limit Protection

Over current Limit for step down converter is achieved by sensing current through the low side MOSFET. Inside NX2130, current limit $\mathrm{I}_{\text {ocp }}$ is set by the resistance Rocset from pin Vref_OC to ground and Vref_OC voltage. The current generated by $3 \mathrm{~V} /$ Rocset is mirrored to a current source, which injects to SW node through a internal 8 kohm resistor. This current $\mathrm{l}_{\mathrm{ocP}}$ will determine the current limit threshold.

This current is very accurate and does not change with silicon process and temperature, the over current limit tripping point can be set more accurate than traditional current source. When synchronous FET is on, the voltage at node SW is given as

$$
V_{S W}=I_{\text {OCP }} \times 8 \mathrm{k} \Omega-I_{L} \times R_{\text {DSON }}
$$

When the voltage is below zero, the over current occurs. The over current limit can be set by the following equation

$$
I_{\text {SET }}=3 \mathrm{~V} / \mathrm{R}_{\text {ocset }} \times 8 \mathrm{k} \Omega / \mathrm{R}_{\text {DSON }}
$$

For example, For 20A current limit and 9 mohm Rdson for IRFR3706, the OCP set resistor is calculated as

$$
\begin{aligned}
\text { Rocset } & =\frac{3 \mathrm{~V}}{\mathrm{I}_{\text {SET }} \times \mathrm{R}_{\text {DSoon }} \times 1.4} \times 8 \mathrm{k} \Omega \\
& =\frac{3 \mathrm{~V}}{20 \mathrm{~A} \times 9 \mathrm{mohm} \times 1.4} \times 8 \mathrm{k} \Omega \\
& =95 \mathrm{kohm}
\end{aligned}
$$

Select Vref_OC pin to ground resistance Rocset=102kohm.

## Vp voltage setup

The input of Vp voltage should be set at Vout/2 and can be derived by resistor divider from Vref_OC to ground. For example when Vout is 5 V , the bottom resistor of divider is

$$
\begin{aligned}
\mathrm{R}_{\mathrm{OC}_{-} \mathrm{BOT}}= & \frac{\mathrm{Vout}^{2} / 2}{\mathrm{~V}_{\mathrm{REF}_{-} \text {OC }}} \times \mathrm{R}_{\mathrm{OCSET}} \\
= & \frac{5 \mathrm{~V} / 2}{3 \mathrm{~V}} \times 102 \mathrm{kohm} \\
= & 85 \mathrm{kohm}
\end{aligned}
$$

Choose $\mathrm{R}_{\text {ос_вот }}=86.6 \mathrm{kohm}$.

$$
\begin{aligned}
\mathrm{R}_{\text {OC_TOP }} & =\frac{\mathrm{V}_{\text {REF_oc }}-\mathrm{Vout} / 2^{\text {Vout } / 2}}{} \times \mathrm{R}_{\text {OC_BOT }} \\
& =\frac{3 \mathrm{~V}-5 \mathrm{~V} / 2}{5 \mathrm{~V} / 2} \times 86.6 \mathrm{kohm} \\
& =17.3 \mathrm{kohm}
\end{aligned}
$$

Choose $\mathrm{R}_{\text {oc_toP }}=17.4 \mathrm{kohm}$.

## Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

There are two sets of components considered in the layout which are power components and small signal components. Power components usually consist of input capacitors, high-side MOSFET, low-side MOSFET, inductor and output capacitors. A noisy environment is generated by the power components due to the switching power. Small signal components are connected to sensitive pins or nodes. A multilayer layout which includes power plane, ground plane and signal plane is recommended.

Layout guidelines:

1. First put all the power components in the top layer connected by wide, copper filled areas. The input capacitor, inductor, output capacitor and the MOSFETs should be close to each other as possible. This helps to reduce the EMI radiated by the power loop due to the high switching currents through them.
2. Low ESR capacitor which can handle input RMS ripple current and a high frequency decoupling ceramic cap which usually is 1 uF need to be practically touching the drain pin of the upper MOSFET, a plane connection is a must.
3. The output capacitors should be placed as close as to the load as possible and plane connection is re-
quired.
4. Drain of the low-side MOSFET and source of the high-side MOSFET need to be connected thru a plane ans as close as possible. A snubber nedds to be placed as close to this junction as possible.
5. Source of the lower MOSFET needs to be connected to the GND plane with multiple vias. One is not enough. This is very important. The same applies to the output capacitors and input capacitors.
6. Hdrv and Ldrv pins should be as close to MOSFET gate as possible. The gate traces should be wide and short. A place for gate drv resistors is needed to fine tune noise if needed.
7. Vcc capacitor, BST capacitor or any other bypassing capacitor needs to be placed first around the IC and as close as possible. The capacitor on comp to GND or comp back to FB needs to be place as close to the pin as well as resistor divider.
8. The output sense line which is sensing output back to the resistor divider should not go through high frequency signals.
9. All GNDs need to go directly thru via to GND plane.
10. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC.
11. In multilayer PCB, separate power ground and analog ground. These two grounds must be connected together on the PC board layout at a single point. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function.

## 4x4 16 PIN MLPQ OUTLINE DIMENSIONS



NOTE: ALL DIMENSIONS ARE DISPLAYED IN MILLIMETERS.

