NX9522

8A SYNCHRONOUS BUCK SWITCHING REGULATOR WITH INTERNAL BIASING AND ADJUSTABLE FREQUENCY

PRELIMINARY DATA SHEET

Pb Free Product FEATURES

DESCRIPTION

NEXSEM

rent limiting by sensing the Rdson of synchronous

thermal shutdown, 5V gate drive, Adaptive deadband con-

trol, Internal digital soft start, Vcc undervoltage lock out

and shutdown capability via the comp pin. NX9522 is

available in 32 Lead 5x5 MCM package.

voltage triggers hiccup.

- The NX9522 is synchronous buck switching converter in Switching Controller and MOSFETs in one package
- multi chip module designed for step down DC to DC Bus voltage operation from 5V to 25V
- converter applications. They are optimized to convert Programmable frequency
- bus voltages from 5V to 25V to as low as 0.8V output Internal Digital Soft Start Function
- voltage. The output current can be up to 8A. An internal Output current up to 8A
- regulator converts bus voltage to 5V, which provides volt-**Prebias Startup**
- age supply to internal logic and driver circuit. The NX9522 Less than 50 nS adaptive deadband
- has programmable frequency feature and operates from Programmable loss-less Over Current Protection
- 200kHz to 1MHz, employs programmable loss-less cur-No negative spike at Vout during startup and shutdown
- MOSFET followed by hiccup feature. Feedback under Over Voltage Protection triggers latch out
- Power Good indicator available Other features of the device are: Over voltage protection,
 - Pb-free and RoHS compliant

APPLICATIONS

- Graphic Card on board converters
- Low profile on board DC to DC such as 12V to 3.3V, 2.5V or 1.8V
- ADSL Modem

TYPICAL APPLICATION




Figure 1 - Typical application of 9522

ORDERING INFORMATION

Device	Temperature	Package	Frequency	Pb-Free
NX9522CMTR	0 to 70°C	5x5MCM-32L	200kHz to 1MHz	Yes

NEXSEM_


ABSOLUTE MAXIMUM RATINGS

PVCC, VCC to GND & BST to SW voltage	
Vin to GND BST to GND Voltage	
D2, S1, SW to GND	
All other pins	
Storage Temperature Range	
Operating Junction Temperature Range	
ESD Susceptibility	2kV
Power Dissipation	TBD
Output Current	TBD

CAUTION: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

PACKAGE INFORMATION

32-LEAD PLASTIC MCM 5 x 5



NEXSEM ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over $V_{IN} = 12V$ and $T_A = 0$ to 70°C. Typical values refer to $T_A = 25^{\circ}$ C. Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature.

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Reference Voltage						
Ref Voltage	V _{REF}	4.5V <vcc<5.5v< td=""><td></td><td>0.8</td><td></td><td>V</td></vcc<5.5v<>		0.8		V
Ref Voltage line regulation				0.4		%
Supply Voltage(Vcc)						
V _{CC} Voltage Range	V _{cc}		4.5	5	5.5	V
V _{CC} Supply Current (Static)	I _{CC} (Static)	Outputs not switching		3		mA
PV _{CC} Supply Current	I _{cc}			5		mA
(Dynamic)	(Dynamic)					
Supply Voltage(V _{BST})						
V _{BST} Supply Current	I _{BST}			5		mA
(Dynamic)	(Dynamic)					
Under Voltage Lockout	, ,					
V _{cc} -Threshold	V _{cc} _UVLO	V _{cc} Rising		4.2		V
V _{CC} -Hysteresis	V _{CC} _Hyst	V _{cc} Falling		0.22		V
Supply Voltage(Vin)						
V _{in} Voltage Range	V _{in}		4.7		25	V
Input Voltage Current		Vin=24V		24	40	uA
Vin UVLO					_	-
V _{in} -Threshold	V _{in} _UVLO	V _{CC} Rising		4.5		V
V _{in} -Hysteresis	V _{in} _Hyst	V _{cc} Falling		0.5		V
SS						
Soft Start time	Tss	Fs=300Khz		3.4		mS
Oscillator (Rt)						
Frequency	Fs	Rt=open		300		kHz
Ramp-Amplitude Voltage	V _{RAMP}			1.6		V
Max Duty Cycle				84		%
Min Duty Cycle					0	%
Error Amplifiers						
Transconductance				2000		umho
Input Bias Current	lb			10		nA
Comp SD Threshold FBUVLO	-			0.3		V
Feedback UVLO threshold		percent of nominal	65	70	75	%
OCP						70
OCP current				32		uA
Power Good(Pgood)						
Threshold Voltage as % of		FB ramping up		90		%
Vref						
Hysteresis				5	ļ	%
Ouput Stage High Side MOSFET R _{DSON}				18		ohm
					ļ	ohm
Low Side MOSFET R _{DSON}				18		ohm
Output Current				8		A



PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Over Voltage						
Over Voltage Trip Point			115	120		%Vref
Hysteresis				8		%Vref
Over Voltage Delay				2		cycle
Over temperature						
Threshold				150		°C
Hysteresis				20		°C

NEXSEM_____

PIN DESCRIPTIONS

PIN #	PIN SYMBOL	PIN DESCRIPTION		
1-4	S1	S1 is the source of high side MOSFET.		
5-8,19	D2	D2 is the drain of low side MOSFET.		
9-14	S2	S2 is the source of high side MOSFET.		
15	LG	Low side gate driver output for monitoring.		
16	VCC	Supply voltage for the internal logic circuit. A 1uF high frequency ceramic cap tor must be connected from this pin to GND pin.		
17	PVCC	An internal 5V regulator provides this supply voltage for the low side fet drivers. A high frequency 1uF ceramic cap must be connected from this pin to the PGND pin as close as possible		
18	VIN	Voltage supply for the internal 5V regulator.		
20	PG	An open drain output that requires a pull up resistor to Vcc or a voltage lower than Vcc. When FB pin reaches 90% of the reference voltage PGOOD transitions from LO to HI state.		
22	RT	Oscillator's frequency can be set by using an external resistor from this pin to GND.		
23	COMP	This pin is the output of the error amplifier and together with FB pin is used to compensate the voltage control feedback loop. This pin is also used as a shut down pin. When this pin is pulled below 0.3V, both drivers are turned off and internal soft start is reset.		
		This pin is the error amplifier inverting input. This pin is also connected to the output UVLO comparator. When this pin falls below 0.48V, both HDRV and LDRV outputs are in hiccup.		
25	NC	Not used.		
26	BST	This pin supplies voltage to the high side driver. A high frequency ceramic capacitor of 0.1 to 1 uF must be connected from this pin to SW pin.		
27	OCP	This pin is connected to the drain of the external low side MOSFET and is the input of the over current protection(OCP) comparator. An internal current source is flown to the external resistor which sets the OCP voltage across the Rdson of the low side MOSFET. Current limit point is this voltage divided by the Rdson.		
21,28	AGND	Analog ground.		
29	SW	This pin should be connected to the source of the high side MOSFET S1 and drain of the low side MOSFET D2.		
30-32	D1	Drain of High side MOSFET.		

NEXSEM____

BLOCK DIAGRAM




Figure 2 - Simplified block diagram of the NX9522