

# 5.5V Input, 2A, High-Efficiency Buck-Boost Converter

# MAX77813

## General Description

The MAX77813 is a high-efficiency step-up/step-down (buck-boost) converter targeted for single-cell Li+/Li-ion battery powered applications. The device maintains a regulated output voltage from 2.6V to 5.14V across an input voltage range of 2.3V to 5.5V. The device supports up to 2A of output current in boost mode and up to 3A in buck mode.

The device seamlessly transitions between buck and boost modes. A unique control algorithm allows high-efficiency, outstanding load, and line transient response.

Dedicated enable and power-OK pins allow simple hardware control. An I<sup>2</sup>C serial interface is optionally used for dynamic voltage scaling, system power optimization, and fault read-back. The device supports two inductor current limit options selected by the ILIM pin.

The MAX77813 is available in a 20-bump, 1.83mm x 2.13mm wafer-level package (WLP).

## Applications


- Single-Cell Li+/Li-ion Battery Powered Devices
- Handheld Scanners, Mobile Payment Terminals, Security Cameras
- AR/VR Headsets

## Features and Benefits

- V<sub>IN</sub> Range: 2.30V to 5.5V
- V<sub>OUT</sub> Range: 2.60V to 5.14V (I<sup>2</sup>C Programmable in 20mV Steps)
- Up to 2A Output Current in Boost Mode (V<sub>IN</sub> = 3.0V, V<sub>OUT</sub> = 3.4V, ILIM = High)
- Up to 3A Output Current in Buck Mode (ILIM = High)
- Up to 97% Peak Efficiency
- SKIP Mode for Optimal Light Load Efficiency
- 55µA (Typ) Low Quiescent Current
- 3.4MHz High Speed I<sup>2</sup>C Serial Interface
- Input Current Limit Selection Pin
- Power-OK Output
- 2.5MHz Switching Frequency
- Protection Features
  - Soft-Start
  - Thermal Shutdown
  - Overvoltage Protection
  - Overcurrent Protection
- 1.827mm x 2.127mm, 20-Bump WLP

Ordering Information appears at end of data sheet.

## Typical Application Circuit



**Absolute Maximum Ratings**

SYS, V <sub>IO</sub> to GND .....	-0.3V to +6.0V	LX2 to PGND.....	-0.3V to (V <sub>OUT</sub> + 0.3V)
IN, OUT to PGND.....	-0.3V to +6.0V	LX1/LX2 Continuous RMS Current (Note 1) .....	3.2A
PGND to GND .....	-0.3V to +0.3V	Operating Junction Temperature .....	-40°C to +125°C
SCL, SDA to GND .....	-0.3V to (V <sub>IO</sub> + 0.3V)	Junction Temperature.....	+150°C
EN, ILIM, POK to GND.....	-0.3V to (V <sub>SYS</sub> + 0.3V)	Storage Temperature Range .....	-65°C to +150°C
FB to GND.....	-0.3V to (V <sub>OUT</sub> + 0.3V)	Soldering Temperature (Reflow).....	+260°C
LX1 to PGND.....	-0.3V to (V <sub>IN</sub> + 0.3V)		

**Note 1:** LX1 and LX2 nodes have internal clamp diodes to PGND<sub>BB</sub> and IN<sub>BB</sub>. Applications that forward bias to these diodes should ensure that the total power loss does not exceed the power dissipation limit of the IC package.

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**Package Information**

**WLP**

Package Code	W201F2+1
Outline Number	<a href="#">21-0771</a>
Land Pattern Number	Refer to <a href="#">Application Note 1891</a>
<b>Thermal Resistance, Four-Layer Board:</b>	
Junction to Ambient Thermal Resistance ( $\theta_{JA}$ )	55.49°C/W

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

## Buck-Boost Electrical Characteristics

( $V_{SYS} = V_{IN} = +3.8V$ ,  $V_{OUTS} = V_{OUT} = +3.3V$ ,  $T_J = -40^\circ C$  to  $+125^\circ C$ , typical values are at  $T_A \approx T_J = +25^\circ C$ , unless otherwise noted.)  
(Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>GENERAL</b>						
Input Voltage Range	$V_{IN}$		2.30		5.50	V
Shutdown Supply Current	$I_{SHDN\_25C}$	EN = low, $T_J = +25^\circ C$		0.1		$\mu A$
	$I_{SHDN\_125C}$	EN = low, $T_J = +125^\circ C$		1		
Input Supply Current	$I_{Q\_SKIP}$	SKIP mode, no switching, $T_J = -40^\circ$ to $+85^\circ C$		55	70	$\mu A$
	$I_{Q\_PWM}$	FPWM mode, no load		6		mA
Active Discharge Resistance	$R_{DISCHG}$			100		$\Omega$
Thermal Shutdown Threshold	$T_{SHDN}$	Rising, $+20^\circ C$ hysteresis		+165		$^\circ C$
<b>H-BRIDGE</b>						
Output Voltage Range	$V_{OUT}$	I <sup>2</sup> C programmable (20mV Step)	2.60		5.14	V
Output Voltage Accuracy	$V_{OUT\_ACC1}$	FPWM mode, $V_{OUT}[6:0] = 0x28$ , no load, $T_J = +25^\circ C$	-1.0		+1.0	%
	$V_{OUT\_ACC2}$	SKIP mode, $V_{OUT}[6:0] = 0x28$ , no load, $T_J = +25^\circ C$	-1.0		+4.5	
Line Regulation		$V_{IN} = 2.63V$ to $5.5V$		0.200		%/V
Load Regulation		(Note 5)		0.125		%/A
Line Transient Response	$V_{OS1}$ $V_{US1}$	$I_{OUT} = 1.0A$ , $V_{IN}$ changes from $3.4V$ to $2.9V$ in $25\mu s$ ( $20mV/\mu s$ ), $L = 1\mu H$ , $C_{OUT\_NOM} = 47\mu F$ (Note 5)		50		mV
Load Transient Response	$V_{OS2}$ $V_{US2}$	$V_{IN} = 3.4V$ , $I_{OUT}$ changes from $10mA$ to $1.5A$ in $15\mu s$ , $L = 1\mu H$ , $C_{OUT\_NOM} = 47\mu F$ (Note 5)		50		mV
Output Voltage Ramp-Up Slew Rate		BB_RU_SR = 0		20		mV/ $\mu s$
		BB_RU_SR = 1		40		
Output Voltage Ramp-Down Slew Rate		BB_RD_SR = 0		5		mV/ $\mu s$
		BB_RD_SR = 1		10		
Typical Condition Efficiency	$\eta_{TYP}$	$I_{OUT} = 100mA$ (Note 5)		95		%
Peak Efficiency	$\eta_{PK}$	(Note 5)		97		%
LX1/2 Current Limit	$I_{LIM\_LX}$	ILIM = high	3.70	4.50	5.70	A
		ILIM = low	1.2	1.80	2.65	
High-Side PMOS ON Resistance	$R_{DSON(PMOS)}$	$I_{LX} = 100mA$ per switch		40		m $\Omega$
Low-Side NMOS ON Resistance	$R_{DSON(NMOS)}$	$I_{LX} = 100mA$ per switch		55		m $\Omega$
Switching Frequency	$f_{SW}$	PWM mode, $T_J = +25^\circ C$	2.25	2.50	2.75	MHz

**Buck-Boost Electrical Characteristics (continued)**

( $V_{SYS} = V_{IN} = +3.8V$ ,  $V_{OUTS} = V_{OUT} = +3.3V$ ,  $T_J = -40^\circ C$  to  $+125^\circ C$ , typical values are at  $T_A \approx T_J = +25^\circ C$ , unless otherwise noted.)  
(Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Turn-On Delay Time	$t_{ON\_DLY}$	From EN asserting to LX switching with bias ON		100		$\mu s$
Soft-Start Timer	$t_{SS}$	$I_{OUT} = 10mA$ , $ILIM = high$		120		$\mu s$
		$I_{OUT} = 10mA$ , $ILIM = low$		800		
Minimum Effective Output Capacitance	$C_{EFF(MIN)}$	$0A < I_{OUT} < 2000mA$		16		$\mu F$
LX1, LX2 Leakage Current	$I_{LK\_25C}$	$V_{LX1/2} = 0V$ or $5.5V$ , $V_{OUT} = 5.5V$ , $V_{SYS} = V_{IN} = 5.5V$ , $T_J = +25^\circ C$		0.1	1	$\mu A$
	$I_{LK\_125C}$	$V_{LX1/2} = 0V$ or $5.5V$ , $V_{OUT} = 5.5V$ , $V_{SYS} = V_{IN} = 5.5V$ , $T_J = +125^\circ C$		0.2		
<b>POWER-OK COMPARATOR</b>						
Output POK Trip Level		Rising threshold		80		%
		Falling threshold		75		
<b><math>V_{SYS}</math> UNDERVOLTAGE LOCKOUT</b>						
$V_{SYS}$ Undervoltage Lockout Threshold	$V_{UVLO\_R}$	$V_{SYS}$ rising	2.375	2.50	2.625	V
	$V_{UVLO\_F}$	$V_{SYS}$ falling		2.05		
<b>LOGIC AND CONTROL INPUTS</b>						
Input Low Level	$V_{IL}$	EN, $ILIM$ , $V_{SYS} = 3.8V$ , $T_J = +125^\circ C$			0.4	V
Input High Level	$V_{IH}$	EN, $ILIM$ , $V_{SYS} = 3.8V$ , $T_J = -40^\circ C$	1.2			V
POK Output Low Voltage	$V_{OL}$	$I_{SINK} = 1mA$			0.4	V
POK Output High Leakage	$I_{OZH\_25C}$	$T_J = +25^\circ C$	-1		+1	$\mu A$
	$I_{OZH\_125C}$	$T_J = +125^\circ C$		0.1		
<b>INTERNAL PULLDOWN RESISTANCE</b>						
EN	$R_{PD}$	Pulldown resistance to GND	400	800	1600	$k\Omega$

**Note 2:** Limits are 100% production tested at  $T_J = +25^\circ C$ . The device is tested under pulsed load conditions such that  $T_J \approx T_A$ . Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

**Note 3:** Guaranteed by design. Not production tested.

**I<sup>2</sup>C Electrical Characteristics**(V<sub>SYS</sub> = 3.8V, V<sub>VIO</sub> = 1.8V, T<sub>J</sub> = -40°C to +125°C, typical values are at T<sub>A</sub> ≈ T<sub>J</sub> = +25°C, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER SUPPLY</b>						
V <sub>VIO</sub> Voltage Range	V <sub>VIO</sub>		1.7		3.6	V
<b>SDA AND SCL I/O STAGES</b>						
SCL, SDA Input High Voltage	V <sub>IH</sub>		0.7 x V <sub>VIO</sub>			V
SCL, SDA Input Low Voltage	V <sub>IL</sub>				0.3 x V <sub>VIO</sub>	V
SCL, SDA Input Hysteresis	V <sub>HYS</sub>			0.05 x V <sub>VIO</sub>		V
SCL, SDA Input Current	I <sub>I</sub>	V <sub>VIO</sub> = 3.8V	-10		+10	μA
SDA Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 20mA			0.4	V
SCL, SDA Input Capacitance	C <sub>I</sub>			10		pF
Output Fall Time from V <sub>VIO</sub> to 0.3 x V <sub>VIO</sub>	t <sub>OF</sub>				120	ns
<b>I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING (STANDARD, FAST, AND FAST-MODE PLUS) (Note 5)</b>						
Clock Frequency	f <sub>SCL</sub>				1000	kHz
Hold Time (REPEATED) START Condition	t <sub>HD;STA</sub>		0.26			μs
SCL Low Period	t <sub>LOW</sub>		0.5			μs
SCL High Period	t <sub>HIGH</sub>		0.26			μs
Setup Time REPEATED START Condition	t <sub>SU_STA</sub>		0.26			μs
DATA Hold Time	t <sub>HD_DAT</sub>		0			μs
DATA Setup Time	t <sub>SU_DAT</sub>		50			ns
Setup Time for STOP Condition	t <sub>SU_STO</sub>		0.26			μs
Bus-Free Time Between STOP and START	t <sub>BUF</sub>		0.5			μs
Capacitive Load for Each Bus Line	C <sub>B</sub>				550	pF
Maximum Pulse Width of Spikes that must be suppressed by the input filter				50		ns

**I<sup>2</sup>C Electrical Characteristics (continued)**(V<sub>SYS</sub> = 3.8V, V<sub>VIO</sub> = 1.8V, T<sub>J</sub> = -40°C to +125°C, typical values are at T<sub>A</sub> ≈ T<sub>J</sub> = +25°C, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING (HIGH-SPEED MODE, C<sub>B</sub> = 100pF) (Note 5)</b>						
Clock Frequency	f <sub>SCL</sub>				3.4	MHz
Setup Time REPEATED START Condition	t <sub>SU_STA</sub>		160			ns
Hold Time (REPEATED) START Condition	t <sub>HD_STA</sub>		160			ns
CLK Low Period	t <sub>LOW</sub>		160			ns
CLK High Period	t <sub>HIGH</sub>		60			ns
DATA Setup Time	t <sub>SU_DAT</sub>		10			ns
DATA Hold Time	t <sub>HD_DAT</sub>			35		ns
SCL Rise Time (Note 3)	t <sub>RCL</sub>	T <sub>J</sub> = +25°C	10		40	ns
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	t <sub>RCL1</sub>	T <sub>J</sub> = +25°C	10		80	ns
SCL Fall Time	t <sub>FCL</sub>	T <sub>J</sub> = +25°C	10		40	ns
SDA Rise Time	t <sub>RDA</sub>	T <sub>J</sub> = +25°C			80	ns
SDA Fall Time	t <sub>FDA</sub>	T <sub>J</sub> = +25°C			80	ns
Setup Time for STOP Condition	t <sub>SU_STO</sub>		160			ns
Bus Capacitance	C <sub>B</sub>				100	pF
Maximum Pulse Width of Spikes that must be suppressed by the input filter				10		ns
<b>I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING (HIGH-SPEED MODE, C<sub>B</sub> = 400pF) (Note 5)</b>						
Clock Frequency	f <sub>SCL</sub>				1.7	MHz
Setup Time REPEATED START Condition	t <sub>SU_STA</sub>		160			ns
Hold Time (REPEATED) START Condition	t <sub>HD_STA</sub>		160			ns
SCL Low Period	t <sub>LOW</sub>		320			ns
SCL High Period	t <sub>HIGH</sub>		120			ns
DATA Setup Time	t <sub>SU_DAT</sub>		10			ns
DATA Hold Time	t <sub>HD_DAT</sub>			75		ns

**I<sup>2</sup>C Electrical Characteristics (continued)**(V<sub>SYS</sub> = 3.8V, V<sub>VIO</sub> = 1.8V, T<sub>J</sub> = -40°C to +125°C, typical values are at T<sub>A</sub> ≈ T<sub>J</sub> = +25°C, unless otherwise noted.) (Note 4)










PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Rise Time	t <sub>RCL</sub>	T <sub>J</sub> = +25°C	20		80	ns
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	t <sub>RCL1</sub>	T <sub>J</sub> = +25°C	20		160	ns
SCL Fall Time	t <sub>FCL</sub>	T <sub>J</sub> = +25°C	20		80	ns
SDA Rise Time	t <sub>RDA</sub>	T <sub>J</sub> = +25°C			160	ns
SDA Fall Time	t <sub>FDA</sub>	T <sub>J</sub> = +25°C			160	ns
Setup Time for STOP Condition	t <sub>SU_STO</sub>		160			ns
Bus Capacitance	C <sub>B</sub>				400	pF
Maximum Pulse Width of Spikes that Must be Suppressed by the Input Filter	t <sub>SP</sub>			10		ns

**Note 4:** Limits are 100% production tested at T<sub>J</sub> = +25°C. The device is tested under pulsed load conditions such that T<sub>J</sub> ≈ T<sub>A</sub>. Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

**Note 5:** Guaranteed by design. Not production tested.

Typical Operating Characteristics







( $V_{SYS} = 3.8V$ ,  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 0A$ ,  $FPWM = 0$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)











Typical Operating Characteristics (continued)

( $V_{SYS} = 3.8V$ ,  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 0A$ , FPWM = 0,  $T_A = +25^\circ C$ , unless otherwise noted.)






Typical Operating Characteristics (continued)

( $V_{SYS} = 3.8V$ ,  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 0A$ ,  $FPWM = 0$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)




Typical Operating Characteristics (continued)

( $V_{SYS} = 3.8V$ ,  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 0A$ ,  $FPWM = 0$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



Bump Configuration



Bump Description

PIN	NAME	FUNCTION
A1	V <sub>sys</sub>	System (Battery) Voltage Input. Bypass to GND with a 1μF capacitor.
A2	ILIM	Current Limit Selection Input. Connect to GND to set I <sub>LIM_BB</sub> to 1.8A. Connect to V <sub>VIO</sub> to set I <sub>LIM_BB</sub> to 4.5A. Do not leave this pin unconnected.
A3, B3	GND	Ground. Connect to PGND on the PCB. See the <i>PCB Layout Guidelines</i> .
A4	SDA	I <sup>2</sup> C Serial Interface Data. This pin requires a pullup resistor (1.5k to 2.2k) to V <sub>VIO</sub> . Connect to GND if not used.
A5	SCL	I <sup>2</sup> C Serial Interface Clock. This pin requires a pullup resistor (1.5k to 2.2k) to V <sub>VIO</sub> . Connect to GND if not used.
B1	OUTS	Output sense.
B2	POK	Open-Drain Power-OK Output. Asserts high (high-Z) when buck-boost output reaches 80% of target.
B4	EN	Active-High Enable Input. This pin has an 800kΩ internal pulldown to GND.
B5	VIO	I <sup>2</sup> C Supply Voltage Input. Bypass to GND with a 0.1μF capacitor. Connect to GND if not used.
C1, D1	OUT	Output. Bypass to PGND with a 10V 47μF ceramic capacitor.
C2, D2	LX2	Switching Node 2
C3, D3	PGND	Power Ground. Connect to GND on the PCB. See the <i>PCB Layout Guidelines</i> .
C4, D4	LX1	Switching Node1
C5, D5	IN	Input. Bypass to PGND with a 10V 10μF capacitor.




Figure 1. Simplified Block Diagram

**Detailed Description**

The MAX77813 is a synchronous step-up/down (buck-boost) DC-DC converter with integrated switches. The buck-boost operates on a supply voltage between 2.3V and 5.5V. Output voltage is configurable through I<sup>2</sup>C from 2.60V to 5.14V in 20mV steps. Factory-default startup voltage options of 3.3V, 3.4V, and 4.56V are available (see the [Ordering Information](#) table). The ILIM pin sets the buck-boost switch current capacity.

- Strap ILIM high to set 4.5A (typ) switch current. This configuration supports up to 2A out in boost mode and up to 3A out in buck mode.
- Strap ILIM low to set 1.8A (typ) switch current. This configuration supports up to 650mA in boost mode and up to 800mA in buck mode.

**Buck-Boost Control Scheme**

The buck-boost converter operates using a 2.5MHz fixed-frequency pulse-width modulated (PWM) control scheme with current-mode compensation. The buck-boost utilizes an H-bridge topology using a single inductor and output capacitor.

The H-bridge topology has three switching phases. See [Figure 2](#) for details.

- Φ1 Switch period (Phase 1: HS1 = ON, LS2 = ON) stores energy in the inductor. Inductor current ramps up at a rate proportional to the input voltage divided by inductance:  $V_{IN} / L$ .
- Φ2 Switch period (Phase 2: HS1 = ON, HS2 = ON) ramps inductor current up or down depending on the differential voltage across the inductor:  $(V_{IN} - V_{OUT}) / L$ .
- Φ3 Switch period (Phase 3: LS1 = ON, HS2 = ON) ramps inductor current down at a rate proportional to the output voltage divided by inductance:  $(-V_{OUT} / L)$ .

Boost operation ( $V_{IN} < V_{OUT}$ ) utilizes phase 1 and phase 2 within a single clock period. See the representation of inductor current waveform for boost mode operation in [Figure 2](#).

Buck operation ( $V_{IN} > V_{OUT}$ ) utilizes phase 2 and phase 3 within a single clock period. See the representation of inductor current waveform for buck mode operation in [Figure 2](#).




Figure 2. Buck-Boost Block Diagram

**Enable Control (EN)**

Raise the EN pin voltage above  $V_{IH}$  threshold to enable the buck-boost output. Lower EN below  $V_{IL}$  threshold to disable. EN has an internal 800k $\Omega$  (typ) pulldown resistor to GND. Clear the EN bit using the I<sup>2</sup>C interface to disable the internal pulldown (making EN high-impedance). The EN\_PD bit reset value is 1 (pulldown enabled). Therefore, the internal pulldown resistor is present whenever the MAX77813 starts up.

After the initial buck-boost startup, clear the EN bit through I<sup>2</sup>C to disable the buck-boost output. [Table 1](#) details the interaction between the EN pin and the EN bit.

Provide a valid  $V_{IO}$  and set the EN pin logic-high to enable the I<sup>2</sup>C serial interface. Serial reads and writes to the EN bit may happen only while  $V_{IO}$  is valid and EN is logic-high. Lowering EN logic-low disables the buck-boost (regardless of EN) and causes all registers to reset to default values.

**Table 1. EN Logic**

EN	EN BIT	I <sup>2</sup> C SERIAL INTERFACE	BUCK-BOOST OUTPUT
Low	X	Disabled	Disabled
High	0	Enabled	Disabled
High	1 (default)	Enabled	Enabled

**Peak Inductor Current Limit Selection (ILIM)**

Select the buck-boost’s cycle-by-cycle inductor current limit ( $I_{LIM\_LX}$ ) with the ILIM pin. Connect ILIM to  $V_{VIO}$  to set  $I_{LIM\_LX}$  to 4.5A (typ). Connect ILIM to GND to set  $I_{LIM\_LX}$  to 1.8A (typ).

The device automatically changes  $I_{LIM\_LX}$  during the following events:

- Soft-start ( $I_{LIM\_LX}$  is temporarily reduced.). See [Soft-Start](#) for details.
- Burst mode ( $I_{LIM\_LX}$  is temporarily increased.). See [Burst Mode \(Enhanced Load Response\)](#) for details.

Always drive the ILIM pin logic-high or low. Do not leave ILIM unconnected.

**Soft-Start**

The device implements a soft-start by reducing the peak inductor current limit ( $I_{LIM\_LX}$ ) for a fixed time. The soft-start time begins immediately after the startup delay ( $t_{ON\_DLY}$ ). See [Table 2](#) for details.

$I_{LIM\_LX}$  reduces (according to [Table 2](#)) for  $t_{SS}$  after the buck-boost enables through either the EN pin or EN bit. Reducing the inductor current limit during startup controls inrush current from the supply input ( $I_{IN}$ ) and prevents droop caused by upstream source impedance.




Figure 3. Soft-Start

**Table 2. Soft-Start ILIM**

ILIM (PIN)	I <sub>LIM_LX</sub> AFTER SOFT-START (A)	I <sub>LIM_LX</sub> DURING SOFT-START (A)	t <sub>SS</sub> SOFT-START TIME (μS)
High	4.5	1.8	120
Low	1.8	1.8	800

**Burst Mode (Enhanced Load Response)**

The device implements a burst mode to service short-duration heavy load transients (burst loads). A summary of burst mode operation follows:

- If a heavy load transient happens that requires peak inductor current > I<sub>LIM\_LX</sub> to maintain regulation, then the buck-boost temporarily increases the peak

inductor current limit from I<sub>LIM\_LX</sub> to I<sub>LIM\_LX\_HIGH</sub>. (See [Table 3.](#))

- If the heavy load causes peak inductor current > I<sub>LIM\_LX</sub> for longer than 800μs(typ), then burst mode deactivates and peak inductor current limit returns to I<sub>LIM\_LX</sub>.

**Table 3. ILIM Levels**

ILIM (PIN)	INDUCTOR CURRENT LIMIT DURING NORMAL OPERATION I <sub>LIM_LX</sub> (A)	INDUCTOR CURRENT LIMIT DURING BURST MODE I <sub>LIM_LX_HIGH</sub> (A)
High	4.5	5.5
Low	1.8	2.3




Figure 4. Short Circuit Waveform



### Power-OK (POK) Output

The device features an open-drain POK output to monitor the output voltage. POK requires an external pullup resistor (typically 10kΩ to 100kΩ).

POK is active-high by default. Use the POK\_POL bit to change the POK polarity to active-low. See the [Register Map](#) for details.

While POK\_POL = 1 (active-high, default state), POK goes high (high-impedance) after the buck-boost output increases above 80% of the target regulation voltage. POK goes low when the output drops below 75% of the target or when the buck-boost is disabled.

### Output Voltage Selection and Slew Rate Control

Write the VOUT[6:0] bitfield through I<sup>2</sup>C to configure the target output voltage (V<sub>OUT</sub>) between 2.60V and 5.14V in 20mV steps. The default value of VOUT[6:0] is factory-programmable. See the [Ordering Information](#) for the default V<sub>OUT</sub> associated with each orderable part number. Overwriting the default value through I<sup>2</sup>C sets a new target V<sub>OUT</sub> until registers reset.

Changing the VOUT[6:0] bitfield while the buck-boost output is enabled causes the device to respond in the following way:

- V<sub>OUT</sub> ramps up at a rate set by RU\_SR (20mV/μs or 40mV/μs) when the V<sub>OUT</sub> target is increased.
- V<sub>OUT</sub> ramps down at a rate set by RD\_SR (5mV/μs or 10mV/μs) when the V<sub>OUT</sub> target is decreased.

See the [Register Map](#) for details about the RU\_SR and RD\_SR bits.

### Output Overvoltage Protection (OVP)

The device has an internal output overvoltage protection (OVP) circuit which monitors V<sub>OUT</sub> for overvoltage faults. The buck-boost disables if the output exceeds the overvoltage threshold set by the OVP\_TH[1:0] bitfield.

Disable OVP by programming OVP\_TH[1:0] to 0b00 using I<sup>2</sup>C. The default OVP threshold is 0b11 (120% of the target V<sub>OUT</sub>).

The OVP status bit continuously mirrors the status of the OVP circuit. See the [Register Map](#) for details.

### Thermal Shutdown

The device has an internal thermal protection circuit which monitors die temperature. The buck-boost disables if the die temperature exceeds T<sub>SHDN</sub> (165°C typ). The buck-boost enables again after the die temperature cools by approximately 20°C.

The T<sub>SHDN</sub> status bit continuously mirrors the status of the thermal protection circuit. See the [Register Map](#) for details.

### I<sup>2</sup>C Serial Interface

The device features a revision 3.0 I<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). The MAX77813 is a slave-only device that relies on an external bus master to generate SCL. SCL clock rates from 0Hz to 3.4MHz are supported. I<sup>2</sup>C is an open-drain bus, and therefore, SDA and SCL require pullups (500Ω or greater).

The device's I<sup>2</sup>C communication controller implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with the slave by issuing a START condition followed by the slave address. The slave address of the device is shown in [Table 4](#).

The device uses 8-bit registers with 8-bit register addressing. They support standard communication protocols: (1) Writing to a single register (2) Writing to multiple sequential registers with an automatically incrementing data pointer (3) Reading from a single register (4) Reading from multiple sequential registers with an automatically incrementing data pointer. For additional information on the I<sup>2</sup>C protocols, refer to the MAX77813 *I<sup>2</sup>C Implementer's Guide* and/or the I<sup>2</sup>C specification that is freely available on the internet.

**Table 4. I<sup>2</sup>C Slave Address**

ILIM (PIN)	INDUCTOR CURRENT LIMIT DURING NORMAL OPERATION I <sub>LIM_LX</sub> (A)	INDUCTOR CURRENT LIMIT DURING BURST MODE I <sub>LIM_LX_HIGH</sub> (A)
High	4.5	5.5
Low	1.8	2.3

## Applications Information

### Inductor Selection

Choose a 1 $\mu$ H inductor with a saturation current of 7A or higher for ILIM = HIGH and a saturation current of 3.39A or higher for ILIM = LOW.

[Table 5](#) lists recommended inductors for the MAX77813. Always choose the inductor carefully by consulting the manufacturer's latest released data sheet.

### Input Capacitor Selection

Choose the input capacitor ( $C_{IN}$ ) to be a 10 $\mu$ F ceramic capacitor that maintains at least 2 $\mu$ F of effective capacitance at its working voltage. Larger values improve the decoupling of the buck-boost.  $C_{IN}$  reduces the current peaks drawn from the battery or input power source and reduces switching noise in the device. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

### Output Capacitor Selection

Sufficient output capacitance ( $C_{OUT}$ ) is required to keep the output voltage ripple small and the regulation loop stable. Choose the effective  $C_{OUT}$  to be 16 $\mu$ F, minimum. Considering the DC bias characteristic of ceramic capacitors, a 47 $\mu$ F 10V capacitor is recommended for most applications.

Effective  $C_{OUT}$  is the actual capacitance value seen by the buck-boost output during operation. Choose effective  $C_{OUT}$  carefully by considering the capacitor's initial tolerance, variation with temperature, and derating with DC bias.

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

**Table 5. Suggested Inductors for Buck Boost**

MFGR.	SERIES	NOMINAL INDUCTANCE [ $\mu$ H]	TYPICAL DC RESISTANCE [m $\Omega$ ]	CURRENT RATING [A] -30% ( $\Delta$ L/L)	CURRENT RATING [A] $\Delta$ T = 40°C RISE	DIMENSIONS L x W x H [mm]	ILIM SETTING
TDK	TFM201610GHM - 1R0MTAA	1.0	50	3.8	3.0	2.0 x 1.6 x 1.0	Low
TOKO	DFE322512C	1.0	34	4.6	3.7	3.2 x 2.5 x 1.2	Low
Coilcraft	XAL4020-102MEB	1.0	13	8.7	9.6	4.0 x 4.0 x 2.1	High

**Serial Interface**

The I<sup>2</sup>C-compatible 2-wire serial interface is used for regulator on/off control, setting output voltages, and other functions. See the [Register Map](#) for details.

The I<sup>2</sup>C serial bus consists of a bidirectional serial-data line (SDA) and a serial clock (SCL). I<sup>2</sup>C is an open-drain bus. SDA and SCL require pullup resistors (500Ω or greater). Optional 24Ω resistors in series with SDA and SCL help to protect the device inputs from high voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on the bus lines.

**System Configuration**

The I<sup>2</sup>C bus is a multi-master bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

Figure 5 shows an example of a typical I<sup>2</sup>C system. A device on I<sup>2</sup>C bus that sends data to the bus is called a “Transmitter”. A device that receives data from the bus is called a “Receiver”. The device that initiates a data transfer and generates SCL clock signals to control the data transfer is a “Master”. Any device that is being addressed by the master is considered a “Slave”. When the MAX77813 I<sup>2</sup>C-compatible interface is operating, it is a slave on the I<sup>2</sup>C bus and it can be both a transmitter and a receiver.

**Bit Transfer**

One data bit is transferred for each SCL clock cycle. The data on SDA must remain stable during the high portion of SCL clock pulse. Changes in SDA while SCL is high are control signals (START and STOP conditions).




Figure 5. Functional Logic Diagram for Communications Controller




Figure 6. I<sup>2</sup>C Bit Transfer

**START and STOP Conditions**

When I<sup>2</sup>C serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high.

A START condition from the master signals the beginning of a transmission to the device. The master terminates transmission by issuing a NOT-ACKNOWLEDGE followed by a STOP condition.

A STOP condition frees the bus. To issue a series of commands to the slave, the master may issue REPEATED START (Sr) commands instead of a STOP command in order to maintain control of the bus. In general, a REPEATED START command is functionally equivalent to a regular START command.

When a STOP condition or incorrect address is detected, the device internally disconnects SCL from the I<sup>2</sup>C serial

interface until the next START condition, minimizing digital noise and feed-through.

**Acknowledged**

Both the I<sup>2</sup>C bus master and the device (slave) generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine-bit data packet. To generate an ACKNOWLEDGE (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. To generate a NOT-ACKNOWLEDGE (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

**Slave Address**

The I<sup>2</sup>C slave address of the device is shown in [Table 6](#).




Figure 7. START and STOP Conditions

**Table 6. I<sup>2</sup>C Slave Address**

SLAVE ADDRESS (7 BIT)	SLAVE ADDRESS (WRITE)	SLAVE ADDRESS (READ)
001 1000	0x30 (0011 0000)	0x31 (0011 0001)




Figure 8. Slave Address Byte Example

### Clock Stretching

In general, the clock signal generation for the I<sup>2</sup>C bus is the responsibility of the master device. I<sup>2</sup>C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The device does not use any form of clock stretching to hold down the clock line.

### General Call Address

The device does not implement I<sup>2</sup>C specification “General Call Address.” If the device sees “General Call Address (0000000b)” it does not issue an ACKNOWLEDGE (A).

### Communication Speed

The device provides I<sup>2</sup>C 3.0-compatible (3.4MHz) serial interface.

- I<sup>2</sup>C Revision 3 Compatible Serial Communications Channel
  - 0Hz to 100kHz (Standard mode)
  - 0Hz to 400kHz (Fast mode)
  - 0Hz to 1MHz (Fast-mode plus)
  - 0Hz to 3.4MHz (High-speed mode)
- Does not utilize I<sup>2</sup>C Clock Stretching

Operating in standard mode, fast mode, and fast-mode plus does not require any special protocols. The main consideration when changing the bus speed through this range is the combination of the bus capacitance and pullup resistors. Higher time constants created by the bus capacitance and pullup resistance ( $C \times R$ ) slow the bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. See the *Pullup Resistor Sizing*

section of the I<sup>2</sup>C revision 3.0 specification for detailed guidance on the pullup resistor selection. In general, for bus capacitances of 200pF, a 100kHz bus needs 5.6k $\Omega$  pullup resistors, a 400kHz bus needs about 1.5k $\Omega$  pullup resistors, and a 1MHz bus needs 680 $\Omega$  pullup resistors. Note that the pullup resistor is dissipating power when the open-drain bus is low. The lower the value of the pullup resistor, the higher the power dissipation ( $V^2/R$ ).

Operating in high-speed mode requires some special considerations. For the full list of considerations, see the I<sup>2</sup>C 3.0 specification. The major considerations with respect to the MAX77813 are:

- I<sup>2</sup>C bus master use current source pullups to shorten the signal rise times.
- I<sup>2</sup>C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus speed.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each STOP condition, the device input filters are set for standard mode, fast mode, or fast-mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the [Communication Protocols](#) section.

### Communication Protocols

The device supports both writing and reading from its registers. The following sections show the I<sup>2</sup>C communication protocols for each functional block. The power block uses the same communication protocols.

**Writing to a Single Register**

Figure 9 shows the protocol for the I<sup>2</sup>C master device to write one byte of data to the device. This protocol is the same as SMBus specification’s “Write Byte” protocol.

The “Write Byte” protocol is as follows:

- 1) The master sends a START command (S).
- 2) The master sends the 7-bit slave address followed by a write bit (R/nW = 0).
- 3) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave acknowledges the data byte. At the rising edge of SCL, the data byte loads into its target register and the data becomes active.
- 8) The master sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START (Sr) leaves the bus input filters in their current state.




Figure 9. Writing to a Single Register with “Write Byte” Protocol

**Writing to Sequential Registers**

Figure 10 shows the protocol for writing to sequential registers. This protocol is similar to the “Write Byte” protocol, except the master continues to write after it receives the first byte of data. When the master is done writing, it issues a STOP or REPEATED START.

The “Writing to Sequential Registers” protocol is as follows:

- 1) The master sends a START command (S).
- 2) The master sends the 7-bit slave address followed by a write bit (R/nW = 0).
- 3) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave acknowledges the data byte. At the rising edge of SCL, the data byte loads into its target register and the data becomes active.
- 8) Steps 6 to 7 are repeated as many times as the master requires.
- 9) During the last acknowledge related clock pulse, the slave issues an ACKNOWLEDGE (A).
- 10) The master sends a STOP condition (P) or a REPEATED START (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START (Sr) leaves the bus input filters in their current state.




Figure 10. Writing to Sequential Registers



**Reading from a Single Register**

The I<sup>2</sup>C master device reads one byte of data to the device. This protocol is the same as SMBus specification’s “Read Byte” protocol.

The “Read Byte” protocol is as follows:

- 1) The master sends a START command (S).
- 2) The master sends the 7-bit slave address followed by a write bit (R/nW = 0).
- 3) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a REPEATED START command (Sr).
- 7) The master sends the 7-bit slave address followed by a read bit (R/nW = 1).
- 8) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 9) The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- 10) The master issues a NOT-ACKNOWLEDGE (nA).
- 11) The master sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START (Sr) leaves the bus input filters in their current state.

the slave that it wants more data – when the master has all the data it requires, it issues a NOT-ACKNOWLEDGE (nA) and a STOP (P) to end the transmission.

The “Continuous Read from Sequential Registers” protocol is as follows:

- 1) The master sends a START command (S).
- 2) The master sends the 7-bit slave address followed by a write bit (R/nW = 0).
- 3) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a REPEATED START command (Sr).
- 7) The master sends the 7-bit slave address followed by a read bit (R/nW = 1).
- 8) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 9) The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- 10) The master issues an ACKNOWLEDGE (A) signaling the slave that it wishes to receive more data.
- 11) Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a NOT-ACKNOWLEDGE (nA) to signal that it wishes to stop receiving data.
- 12) The master sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a STOP (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START (Sr) leaves the bus input filters in their current state.

**Reading from Sequential Registers**

Figure 11 shows the protocol for reading from sequential registers. This protocol is similar to the “Read Byte” protocol except the master issues an ACKNOWLEDGE (A) to signal




Figure 11. Reading Continuously from Sequential Registers



**Engaging HS-Mode for Operation up to 3.4MHz**

Figure 12 shows the protocol for engaging HS-mode operation. HS-mode operation allows for a bus operating speed up to 3.4MHz.

The “Engaging HS-Mode” protocol is as follows:

- 1) Begin the protocol while operating at a bus speed of 1MHz or lower.
- 2) The master sends a START command (S).

- 3) The master sends the 8-bit master code of 00001xxx where xxx are *don't care* bits.
- 4) The addressed slave issues a NOT-ACKNOWLEDGE (nA).
- 5) The master may now increase its bus speed up to 3.4MHz and issue any read/write operation.

The master may continue to issue high-speed read/write operations until a STOP (P) is issued. Issuing a STOP (P) ensures that the bus input filters are set for 1MHz or slower operation.




Figure 12. Engaging HS-Mode

**Register Map**

**Register Reset Condition**

Registers reset to their default values when either of the following conditions become true:

- Undervoltage Lockout ( $V_{SYS} < V_{UVLO\_F}$ )
- Device Disabled (EN = logic low)

**MAX77813 Registers**

I2C Device Address: 0x18 (7-bit)

ADDRESS	NAME	ACCESS	MSB							LSB	RESET	
0x00	DEVICE_ID	R	RESERVED									—
0x01	STATUS	R	RESERVED				TSHDN	POKn	OVP	OCP		0x00
0x02	CONFIG1	R/W	RESERVED	RESERVED	RU_SR	RD_SR	OVP_TH[1:0]	AD	FPWM		0x0E	
0x03	CONFIG2	R/W	RESERVED	EN	EN_PD	POK_POL	RESERVED				0x70	
0x04	VOUT	R/W	RESERVED	VOUT[6:0]							varies	

Register Details

DEVICE ID (0x00)

BIT	7	6	5	4	3	2	1	0
Field	RESERVED[7:0]							
Reset	—							
Access	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
RESERVED	7:0	Reserved. Bits for internal use only.	N/A

STATUS (0x01)

BIT	7	6	5	4	3	2	1	0
Field	RESERVED[3:0]				TSHDN	POK <sub>n</sub>	OVP	OCP
Reset	0b0000				0b0	0b0	0b0	0b0
Access	Read Only				Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
RESERVED	3:0	Reserved. Reads are <i>don't care</i> .	N/A
TSHDN	3	Thermal Shutdown Status	0 = Junction temperature OK ( $T_J < T_{SHDN}$ ) 1 = Thermal shutdown ( $T_J \geq T_{SHDN}$ )
POK <sub>n</sub>	2	Power-OK Status	0 = Output OK ( $V_{OUT} > 80\%$ of target) 1 = Output not OK ( $V_{OUT} < 75\%$ of target) or disabled.
OVP	1	Output Overvoltage Status	0 = Output OK ( $V_{OUT} <$ the OVP threshold set by OVP_TH[1:0]) or disabled. 1 = Output overvoltage. $V_{OUT} >$ the OVP threshold set by OVP_TH[1:0].
OCP	0	Overcurrent Status	0 = Current OK 1 = Overcurrent

## CONFIG1 (0x02)

BIT	7	6	5	4	3	2	1	0
Field	RESERVED		RU_SR	RD_SR	OVP_TH[1:0]		AD	FPWM
Reset	0b00		0b0	0b0	0b11		0b1	0b0
Access	Read, Write		Read, Write	Read, Write	Read, Write		Read, Write	Read, Write

BITFIELD	BITS	DESCRIPTION	DECODE
RESERVED	7:6	Reserved. Bit is a <i>don't care</i> .	N/A
RU_SR	5	$V_{OUT}$ Rising Ramp Rate Control. $V_{OUT}$ increases with this slope whenever the output voltage target is modified upwards while the converter is enabled.	0 = +20mV/ $\mu$ s 1 = +40mV/ $\mu$ s
RD_SR	4	$V_{OUT}$ Falling Ramp Rate Control. $V_{OUT}$ decreases with this slope whenever the output voltage target is modified downwards while the converter is enabled.	0 = -5mV/ $\mu$ s 1 = -10mV/ $\mu$ s
OVP_TH[1:0]	3:2	$V_{OUT}$ Overvoltage Protection (OVP) Threshold Control	00 = No OVP (protection disabled) 01 = 110% of $V_{OUT}$ target 10 = 115% of $V_{OUT}$ target 11 = 120% of $V_{OUT}$ target
AD	1	Output Active Discharge Resistor Enable	0 = Disabled 1 = Enabled
FPWM	0	Converter Mode Control	0 = SKIP mode 1 = Forced PWM (FPWM) mode

## CONFIG2 (0x03)

BIT	7	6	5	4	3	2	1	0
Field	RESERVED	BB_EN	EN_PD	POK_POL	RESERVED			
Reset	0b0	0b1	0b1	0b1	0b0000			
Access	Read, Write	Read, Write	Read, Write	Read, Write	Read, Write			

BITFIELD	BITS	DESCRIPTION	DECODE
RESERVED	7	Reserved. Bit is a <i>don't care</i> .	N/A
EN	6	Buck-boost output software enable control. See <a href="#">Table 1</a> .	While EN (pin) = logic low: 0 or 1 = Output disabled While EN (pin) = logic high: 0 = Output disabled 1 = Output enabled
PD	5	EN input pulldown resistor enable control.	0 = Pulldown disabled 1 = Pulldown enabled
POK_POL	4	Power-OK (POK) output pin polarity control.	0 = Active-low 1 = Active-high
RESERVED	3:0	Reserved. Bitfield is a <i>don't care</i> .	N/A

## VOUT (0x04)

BIT	7	6	5	4	3	2	1	0
Field	RESERVED	VOUT[6:0]						
Reset	0b0	Varies (See the <a href="#">Ordering Information</a> table)						
Access	Read, Write	Read, Write						

BITFIELD	BITS	DESCRIPTION	DECODE
RESERVED	7	Reserved. Bit is a <i>don't care</i> .	N/A
VOUT	6:0	Output Voltage Control. Sets the $V_{OUT}$ target. Configurable in 20mV per LSB from 0x00 (2.60V) to 0x7F (5.14V).  The default value of this register is preset. See the Ordering Information table. Overwriting the default value sets a new target output voltage.	0x00 = 2.60V 0x01 = 2.62V 0x02 = 2.64V ... 0x23 = 3.30V ... 0x28 = 3.40V ... 0x62 = 4.56V ... 0x7E = 5.12V 0x7F = 5.14V

**Ordering Information**

<b>PART</b>	<b>DEFAULT V<sub>OUT</sub></b>	<b>PIN-PACKAGE</b>
MAX77813EWP33+T	3.3V	20-Bump (5 x 4) 0.4mm Pitch
MAX77813EWP+T	3.4V	20-Bump (5 x 4) 0.4mm Pitch
MAX77813EWP45+T	4.56V	20-Bump (5 x 4) 0.4mm Pitch

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/18	Initial release	—
1	1/19	Grammar and content fixes	1–27
2	3/19	Updated the <i>Electrical Characteristics</i> table, <i>Bump Description</i> table, and Figure 1; added the following sections: <i>Burst Mode (Enhanced Load Response)</i> , <i>Output Voltage Selection and Slew Rate Control</i> , <i>Output Overvoltage Protection (OVP)</i> , <i>Thermal Shutdown</i> , <i>I<sup>2</sup>C Serial Interface</i> , and <i>Applications Information</i> , updated <i>Register Details</i> table	4, 12, 13, 16–18, 26
3	4/22	Updated <i>Detailed Description</i> , <i>Register Details</i> , and <i>Ordering Information</i> table	14, 28, 29
4	7/22	Updated <i>Register Map</i>	25, 26, 28



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.