



Quad Differential LVECL-to-LVPECL Translators

MAX9420-MAX9423

General Description

The MAX9420–MAX9423 are extremely fast, low-skew quad LVECL-to-LVPECL translators designed for high-speed signal and clock driver applications. The devices feature ultra-low propagation delay of 336ps and channel-to-channel skew of 17ps.

The four channels can be operated synchronously with an external clock, or in asynchronous mode, determined by the state of the SEL input. An enable input provides the ability to force all the outputs to a differential low state.

These devices operate with a negative supply voltage of -2.0V to -3.6V, compatible with LVECL input signals. The positive supply range is 2.375V to 3.6V for differential LVPECL output signals.

A variety of input and output terminations are offered for maximum design flexibility. The MAX9420 has open inputs and open-emitter outputs. The MAX9421 has open inputs and 50Ω series outputs. The MAX9422 has 100Ω differential input impedance and open-emitter outputs. The MAX9423 has 100Ω differential input impedance and 50Ω series outputs.

The MAX9420–MAX9423 are specified for operation from -40°C to +85°C, and are offered in space-saving 32-pin 5mm × 5mm TQFP and 32-lead 5mm × 5mm QFN packages.

Applications

Data and Clock Driver and Buffer
 Central Office Backplane Clock Distribution
 DSLAM Backplane
 Base Station
 ATE

Functional Diagram appears at end of data sheet.

Features


- ◆ >500mV Differential Output at 3.0GHz Clock
- ◆ 336ps (typ) Propagation Delay in Asynchronous Mode
- ◆ 17ps (typ) Channel-to-Channel Skew
- ◆ Integrated 50Ω Outputs (MAX9421/MAX9423)
- ◆ Integrated 100Ω Inputs (MAX9422/MAX9423)
- ◆ Synchronous/Asynchronous Operation

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	DATA INPUT	OUTPUT
MAX9420EHJ	-40°C to +85°C	32 TQFP	Open	Open
MAX9420EGJ*	-40°C to +85°C	32 QFN	Open	Open
MAX9421EHJ	-40°C to +85°C	32 TQFP	Open	50Ω
MAX9421EGJ*	-40°C to +85°C	32 QFN	Open	50Ω
MAX9422EHJ	-40°C to +85°C	32 TQFP	100Ω	Open
MAX9422EGJ*	-40°C to +85°C	32 QFN	100Ω	Open
MAX9423EHJ	-40°C to +85°C	32 TQFP	100Ω	50Ω
MAX9423EGJ*	-40°C to +85°C	32 QFN	100Ω	50Ω

*Future product—contact factory for availability.

Pin Configurations



Quad Differential LVECL-to-LVPECL Translators

ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND	-0.3V to +4.1V	Junction-to-Ambient Thermal Resistance with 500 LFPM Airflow
V _{EE} to GND.....	-4.1V to +0.3V	32-Pin 5mm × 5mm TQFP
Inputs to GND	(V _{EE} - 0.3V) to +0.3V	+73°C/W
Differential Input Voltage	±3V	Junction-to-Case Thermal Resistance
Continuous Output Current	50mA	32-Pin 5mm × 5mm TQFP
Surge Output Current.....	100mA	+25°C/W
Continuous Power Dissipation (T _A = +70°C)		32-Lead 5mm × 5mm QFN
Single-Layer PC Board		+2°C/W
32-Pin 5mm × 5mm TQFP		Operating Temperature Range
(derate 9.5mW/°C above +70°C)	761mW	-40°C to +85°C
32-Lead 5mm × 5mm QFN		Junction Temperature
(derate 21.3mW/°C above +70°C)	1.7W	+150°C
Junction-to-Ambient Thermal Resistance in Still Air		Storage Temperature Range
32-Pin 5mm × 5mm TQFP	+105°C/W	-65°C to +150°C
32-Lead 5mm × 5mm QFN	+47°C/W	ESD Protection
		Human Body Model (IN ₋ , $\overline{\text{IN}}_{-}$)
		Others
		500V
		1.2kV
		Lead Temperature (soldering, 10s)
		+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(V_{EE} = -2.0V to -3.6V, V_{CC} = 2.375V to 3.6V, GND = 0, MAX9420/MAX9422 outputs terminated with 50Ω ±1% to V_{CC} - 2.0V. Typical values are at V_{EE} = -3.3V, V_{CC} = 3.3V, T_A = +25°C, V_{IHD} = -0.9V, V_{ILD} = -1.7V, unless otherwise noted.) (Notes 1, 2, and 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
LVECL INPUTS (IN₋, $\overline{\text{IN}}_{-}$, CLK, $\overline{\text{CLK}}$, EN, $\overline{\text{EN}}$, SEL, $\overline{\text{SEL}}$)							
Differential Input High Voltage	V _{IHD}	Figure 1		V _{EE} + 1.4		0	V
Differential Input Low Voltage	V _{ILD}	Figure 1		V _{EE}		-0.2	V
Differential Input Voltage	V _{ID}	Figure 1	V _{EE} ≤ -3.0V	0.2		3.0	V
			V _{EE} > -3.0V	0.2		V _{EE}	
Input Current	I _{IH} , I _{IL}	MAX9420/ MAX9421	EN, $\overline{\text{EN}}$, SEL, $\overline{\text{SEL}}$, IN ₋ , $\overline{\text{IN}}_{-}$, CLK, or $\overline{\text{CLK}}$ = V _{IHD} or V _{ILD}	-10		25	μA
		MAX9422/ MAX9423	EN, $\overline{\text{EN}}$, SEL, $\overline{\text{SEL}}$, CLK, or $\overline{\text{CLK}}$ = V _{IHD} or V _{ILD}	-10		25	
Differential Input Resistance (IN, $\overline{\text{IN}}$)	R _{IN}	MAX9422/MAX9423		86	100	114	Ω
LVPECL OUTPUTS (OUT₋, $\overline{\text{OUT}}_{-}$)							
Differential Output Voltage	V _{OH} - V _{OL}	Figure 1		600		660	mV
Output Common-Mode Voltage	V _{OCM}	Figure 1		V _{CC} - 1.5	V _{CC} - 1.25	V _{CC} - 1.1	V
Internal Current Source	I _{SINK}	MAX9421/MAX9423, Figure 2		6.5	8.2	10.0	mA
Output Impedance	R _{OUT}	MAX9421/MAX9423, Figure 2		40	50	60	Ω

Quad Differential LVECL-to-LVPECL Translators

DC ELECTRICAL CHARACTERISTICS (continued)

($V_{EE} = -2.0V$ to $-3.6V$, $V_{CC} = 2.375V$ to $3.6V$, $GND = 0$, MAX9420/MAX9422 outputs terminated with $50\Omega \pm 1\%$ to $V_{CC} - 2.0V$. Typical values are at $V_{EE} = -3.3V$, $V_{CC} = 3.3V$, $T_A = +25^\circ C$, $V_{IHD} = -0.9V$, $V_{ILD} = -1.7V$, unless otherwise noted.) (Notes 1, 2, and 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Negative Supply Current	I_{EE}	OUT ₋ , \overline{OUT}_- open		7	10	mA
Positive Supply Current	I_{CC}	OUT ₋ , \overline{OUT}_- open		153	-180	mA
				87	105	

AC ELECTRICAL CHARACTERISTICS

($V_{EE} = -2.0V$ to $-3.6V$, $V_{CC} = 2.375V$ to $3.6V$, $GND = 0$, outputs terminated with $50\Omega \pm 1\%$ to $V_{CC} - 2.0V$. For SEL = high, CLK = high or low, $f_{IN} = 2.0GHz$. For SEL = low, $f_{IN} = 1.5GHz$, CLK = 3.0GHz, input transition time = 125ps (20% to 80%), $V_{IHD} = V_{EE} + 1.4V$ to 0, $V_{ILD} = V_{EE}$ to $-0.2V$, $V_{IHD} - V_{ILD} = 0.2V$ to the smaller of 3.0V or $|V_{EE}|$. Typical values are at $V_{EE} = -3.3V$, $V_{CC} = 3.3V$, $GND = 0$, $T_A = +25^\circ C$, $V_{IHD} = -0.9V$, $V_{ILD} = -1.7V$, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
IN-to-OUT Differential	t_{PLH1} , t_{PHL1}	SEL = high, Figure 3	250	336	450	ps
CLK-to-OUT Differential	t_{PLH2} , t_{PHL2}	SEL = low, Figure 4	350	506	575	ps
IN-to-OUT Channel-to-Channel Skew (Note 5)	t_{SKD1}	SEL = high		17	60	ps
CLK-to-OUT Channel-to-Channel Skew (Note 5)	t_{SKD2}	SEL = low		17	55	ps
Maximum Clock Frequency	$f_{CLK(MAX)}$	$V_{OH} - V_{OL} \geq 500mV$, SEL = low	3.0			GHz
Maximum Data Frequency	$f_{IN(MAX)}$	$V_{OH} - V_{OL} \geq 400mV$, SEL = high	2			GHz
Added Random Jitter (Note 6)	t_{RJ}	SEL = low, $f_{CLK} = 3.0GHz$, $f_{IN} = 1.5GHz$		0.65	1.0	ps(RMS)
		SEL = high, $f_{IN} = 2GHz$		0.53	1.0	ps(RMS)
Added Deterministic Jitter (Note 6)	t_{DJ}	SEL = low, $f_{CLK} = 3.0GHz$, $IN_- = 3.0Gbps$, $2^{23} - 1$ PRBS pattern		28	45	ps(P-P)
		SEL = high, $IN_- = 3.0Gbps$ $2^{23} - 1$ PRBS pattern		23	45	
IN-to-CLK Setup Time	t_S	Figure 4	80			ps
CLK-to-IN Hold Time	t_H	Figure 4	80			ps
Output Rise Time	t_R	Figure 3		90	120	ps

Quad Differential LVECL-to-LVPECL Translators

AC ELECTRICAL CHARACTERISTICS (continued)

($V_{EE} = -2.0V$ to $-3.6V$, $V_{CC} = 2.375V$ to $3.6V$, $GND = 0$, outputs terminated with $50\Omega \pm 1\%$ to $V_{CC} - 2.0V$. For $SEL = high$, $CLK = high$ or low , $f_{IN} = 2.0GHz$. For $SEL = low$, $f_{IN} = 1.5GHz$, $CLK = 3.0GHz$, input transition time = $125ps$ (20% to 80%), $V_{IHD} = V_{EE} + 1.4V$ to 0 , $V_{ILD} = V_{EE}$ to $-0.2V$, $V_{IHD} - V_{ILD} = 0.2V$ to the smaller of $3.0V$ or $|V_{EEL}|$. Typical values are at $V_{EE} = -3.3V$, $V_{CC} = 3.3V$, $GND = 0$, $T_A = +25^\circ C$, $V_{IHD} = -0.9V$, $V_{ILD} = -1.7V$, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Fall Time	t_F	Figure 3		90	120	ps
Propagation Delay Temperature Coefficient	$\Delta t_{PD} / \Delta T$			0.2	1	ps/ $^\circ C$

Note 1: Measurements are made with the device in thermal equilibrium.

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.

Note 3: DC parameters are production tested at $+25^\circ C$. DC limits are guaranteed by design and characterization over the full operating temperature range.

Note 4: Guaranteed by design and characterization. Limits are set to ± 6 sigma.


Note 5: Measured between outputs of the same part at the signal crossing points for a same-edge transition.

Note 6: Device jitter added to the input signal.


Typical Operating Characteristics

($V_{EE} = -3.3V$, $V_{CC} = 3.3V$, $GND = 0$, MAX9420/MAX9422 outputs terminated with $50\Omega \pm 1\%$ to $V_{CC} - 2.0V$, $SEL = high$, $f_{CLK} = 3.0GHz$, $f_{IN} = 1.5GHz$, input transition time = $125ps$ (20% to 80%), $V_{IHD} = -0.9V$, $V_{ILD} = -1.7V$, $T_A = +25^\circ C$, unless otherwise noted.)


SUPPLY CURRENT (I_{CC}) vs. TEMPERATURE




SUPPLY CURRENT (I_{EE}) vs. TEMPERATURE




OUTPUT AMPLITUDE ($V_{OH} - V_{OL}$) vs. FREQUENCY




OUTPUT RISE/FALL TIME vs. TEMPERATURE



IN-TO-OUT PROPAGATION DELAY vs. TEMPERATURE



CLK-TO-OUT PROPAGATION DELAY vs. TEMPERATURE



Quad Differential LVECL-to-LVPECL Translators

Pin Description

MAX9420-MAX9423

PIN	NAME	FUNCTION
1, 8	V _{EE}	Negative Supply Voltage. Bypass V _{EE} to GND with 0.1μF and 0.01μF ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.
2	SEL	Noninverting Differential Select Input. Setting SEL = high and $\overline{\text{SEL}}$ = low (differential high) enables all four channels to operate asynchronously. Setting SEL = low and $\overline{\text{SEL}}$ = high (differential low) enables all four channels to operate in synchronous mode.
3	$\overline{\text{SEL}}$	Inverting Differential Select Input
4	$\overline{\text{CLK}}$	Inverting Differential Clock Input. A rising edge on CLK (and falling on $\overline{\text{CLK}}$) transfers data from the inputs to the outputs when SEL = differential low.
5	CLK	Noninverting Differential Clock Input
6	EN	Noninverting Differential Output Enable Input. Setting EN = high and $\overline{\text{EN}}$ = low (differential high) enables the outputs. Setting EN = low and $\overline{\text{EN}}$ = high (differential low) drives the output low.
7	$\overline{\text{EN}}$	Inverting Differential Output Enable Input
9	IN3	Noninverting Differential Input 3
10	$\overline{\text{IN3}}$	Inverting Differential Input 3
11, 17, 24, 30	V _{CC}	Positive Supply Voltage. Bypass V _{CC} to GND with 0.1μF and 0.01μF ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.
12	$\overline{\text{OUT3}}$	Inverting Differential Output 3
13	OUT3	Noninverting Differential Output 3
14, 20, 21, 27	GND	Ground
15	IN2	Noninverting Differential Input 2
16	$\overline{\text{IN2}}$	Inverting Differential Input 2
18	$\overline{\text{OUT2}}$	Inverting Differential Output 2
19	OUT2	Noninverting Differential Output 2
22	OUT1	Noninverting Differential Output 1
23	$\overline{\text{OUT1}}$	Inverting Differential Output 1
25	$\overline{\text{IN1}}$	Inverting Differential Input 1
26	IN1	Noninverting Differential Input 1
28	OUT0	Noninverting Differential Output 0
29	$\overline{\text{OUT0}}$	Inverting Differential Output 0
31	$\overline{\text{IN0}}$	Inverting Differential Input 0
32	IN0	Noninverting Differential Input 0
—	EP	Exposed Paddle (MAX942_EGJ only). Connected to V _{EE} internally. See package dimensions.

Quad Differential LVECL-to-LVPECL Translators

Detailed Description

The MAX9420-MAX9423 are extremely fast, low-skew quad LVECL-to-LVPECL translators designed for high-speed signal and clock driver applications. The devices feature ultra-low propagation delay of 336ps and channel-to-channel skew of 17ps.

The four channels can be operated synchronously with an external clock, or in asynchronous mode, determined by the state of the SEL input. An enable input provides the ability to force all the outputs to a differential low state.

These devices operate with a negative supply voltage of -2.0V to -3.6V, compatible with LVECL input signals. The positive supply range is 2.375V to 3.6V for differential LVPECL output signals.

A variety of input and output terminations are offered for maximum design flexibility. The MAX9420 has open inputs and open-emitter outputs. The MAX9421 has open inputs and 50Ω series outputs. The MAX9422 has 100Ω differential input impedance and open-emitter outputs. The MAX9423 has 100Ω differential input impedance and 50Ω series outputs.

Supply Voltages

For interfacing to differential LVECL input levels, the VEE range is -2.0V to -3.6V with GND = 0. The VCC range is from 2.375V to 3.6V, compatible with LVPECL logic. Output levels are referenced to VCC.

Data Inputs

The MAX9420/MAX9421 have open inputs and require external termination. The MAX9422/MAX9423 have integrated 100Ω differential input termination resistors from IN₋ to IN₋, reducing external component count.

Outputs

The MAX9421/MAX9423 have internal 50Ω series output termination resistors and 8mA internal pulldown current sources. Using integrated resistors reduces external component count.

The MAX9420/MAX9422 have open-emitter outputs. An external termination is required. See the *Output Termination* section.

Enable

Setting EN = high and EN = low enables the device. Setting EN = low and EN = high forces the outputs to a differential low. All changes on CLK, SEL, and IN₋ are ignored.

Asynchronous Operation

Setting SEL = high and SEL = low enables the four channels to operate independently as LVECL-to-LVPECL translators. The CLK signal is ignored in this mode. In asynchronous mode, the CLK signal should be set to either logic low or high state to minimize noise coupling.

Synchronous Operation

Setting SEL = low and SEL = high enables all four channels to operate in synchronized mode. In this mode, buffered inputs are clocked into flip-flops simultaneously on the rising edge of the differential clock input (CLK and CLK).

Differential Signal Input Limit

The maximum signal magnitude of all the differential inputs is 3.0V.




Figure 1. Input and Output Voltage Definitions

Quad Differential LVECL-to-LVPECL Translators




Figure 2. Input and Output Configurations




Figure 3. IN-to-OUT Propagation Delay Timing Diagram

Quad Differential LVECL-to-LVPECL Translators




Figure 4. CLK-to-OUT Propagation Delay Timing Diagram

Applications Information

Input Bias

Unused inputs should be biased or driven as shown in Figure 5. This avoids noise coupling that might cause toggling at the unused outputs.

Output Termination

Terminate open-emitter outputs (MAX9420/MAX9422) through 50Ω to $V_{CC} - 2V$ or use an equivalent Thevenin termination. Terminate outputs using identical termination on each for the lowest output-to-output skew. When a single-ended signal is taken from a differential output, terminate both outputs. For example, if OUT_+ is used as a single-ended output, terminate both OUT_+ and \overline{OUT}_+ .

Ensure that the output currents do not exceed the current limits as specified in the *Absolute Maximum Ratings* table. Under all operating conditions, the device's total thermal limits should be observed.

Power-Supply Bypassing

Adequate power-supply bypassing is necessary to maximize the performance and noise immunity. Bypass V_{CC} to GND and V_{EE} to GND with high-frequency surface-mount ceramic $0.1\mu F$ and $0.01\mu F$ capacitors in parallel as close to the device as possible, with the $0.01\mu F$ capacitor closest to the device pins. Use multi-

ple parallel vias for ground-plane connection to minimize inductance.

Circuit Board Traces

Input and output trace characteristics affect the performance of the MAX9420-MAX9423. Connect each of the inputs and outputs to a 50Ω characteristic impedance trace. Avoid discontinuities in differential impedance and maximize common-mode noise immunity by maintaining the distance between differential traces and avoid sharp corners. Minimize the number of vias to prevent impedance discontinuities. Reduce the reflections by maintaining 50Ω characteristic impedance through connectors and across cables. Minimize skew by matching the electrical length of the traces.

Chip Information

TRANSISTOR COUNT: 927

PROCESS: Bipolar

Quad Differential LVECL-to-LVPECL Translators





Figure 5. Input Bias Circuits for Unused Inputs


Pin Configurations (continued)



Quad Differential LVECL-to-LVPECL Translators

MAX9420-MAX9423


Functional Diagram



Quad Differential LVECL-to-LVPECL Translators

Package Information

MAX9420-MAX9423



NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982.
- DATUM PLANE [E] IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
- DIMENSIONS D₁ AND E₁ DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.254 MM ON D₁ AND E₁ DIMENSIONS.
- THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.
- CONTROLLING DIMENSION: MILLIMETER.
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95, REGISTRATION MJ-136.
- LEADS SHALL BE COPLANAR WITHIN .004 INCH.

MAXIM


PROPRIETARY INFORMATION

TITLE: PACKAGE OUTLINE, 32L TQFP, 5x5x1.0 MM

APPROVAL:	DOCUMENT CONTROL NO:	REV:
	21-0110	A 1/2

Quad Differential LVECL-to-LVPECL Translators

Package Information (continued)



Quad Differential LVECL-to-LVPECL Translators

Package Information (continued)

MAX9420-MAX9423

NOTES:

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)
2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. - 1994.
3. N IS THE NUMBER OF TERMINALS.
Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION &
Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
4. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
5. THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/ LASER MARKED.
6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
7. ALL DIMENSIONS ARE IN MILLIMETERS.
8. PACKAGE WARPAGE MAX 0.05mm.
9. APPLIED FOR EXPOSED PAD AND TERMINALS.
EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING.
10. MEETS JEDEC MO220.
11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES.

SYMBOL	COMMON DIMENSIONS			NOTE
	MIN.	NOM.	MAX.	
A	0.80	0.90	1.00	
A1	0.00	0.01	0.05	
A2	0.00	0.65	1.00	
A3	0.20 REF.			
D	5.00 BSC			
D1	4.75 BSC			
E	5.00 BSC			
E1	4.75 BSC			
θ	0°	-	12°	
P	0	-	0.60	
D2	1.25	-	3.25	
E2	1.25	-	3.25	

SYMBOL	PITCH VARIATION B			NOTE	SYMBOL	PITCH VARIATION B			NOTE	SYMBOL	PITCH VARIATION C			NOTE	SYMBOL	PITCH VARIATION D			NOTE
	MIN.	NOM.	MAX.			MIN.	NOM.	MAX.			MIN.	NOM.	MAX.			MIN.	NOM.	MAX.	
Ⓢ	0.80 BSC			Ⓢ	0.65 BSC			Ⓢ	0.50 BSC			Ⓢ	0.50 BSC						
N	16			N	20			N	28			N	32						
Nd	4			Nd	5			Nd	7			Nd	8						
Ne	4			Ne	5			Ne	7			Ne	8						
L	0.35	0.55	0.75	L	0.35	0.55	0.75	L	0.35	0.55	0.75	L	0.30	0.40	0.50				
b	0.28	0.33	0.40	b	0.23	0.28	0.35	b	0.18	0.23	0.30	b	0.18	0.23	0.30				

			
PROPRIETARY INFORMATION			
TITLE: PACKAGE OUTLINE, 16,20,28,32L QFN, 5x5x0.90 MM			
APPROVAL	DOCUMENT CONTROL NO.	REV	
	21-0091	G	2/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _____ 13