



AN50006

Power MOSFETs in linear mode

Rev. 2.0 — 12 April 2022

application note

Document information

Information	Content
Keywords	linear mode, saturation, MOSFET, SOA, temperature instability, Spirito effect, LDO, active clamp, airbag, soft start, hot swap
Abstract	Understanding MOSFET's linear mode operation and thermal instability while applying SOA temperature derating methods to design more robust and reliable circuits

1. Introduction

Power MOSFETs are extensively used as switches due to the very low $R_{DS(on)}$ and thus low conduction losses. However, in many applications MOSFETs are used in their saturated state, with certain cases requiring both these modes to be robust and performant within the same device. This application note aims to describe the main characteristics of linear mode operation from a theoretical standpoint. Nevertheless, application-oriented topics are discussed in case of Hot-SOA derating and pulse shape conversion, while examples of schematics are given in the relative paragraphs.

2. Linear mode definition

During linear mode a MOSFET operates in its saturated state, or saturation region, and it behaves as a (gate) voltage controlled current source. Contrary to what happens when fully ON (or fully enhanced), the drain-source impedance is relatively high, resulting in high power dissipation. In linear mode, the power is given by the product of the drain current and the drain-source voltage ($I_D \times V_{DS}$), which are both high at the same time.

Linear mode can be described analytically by the set of equations below. The MOSFET needs to be ON ([Equation 1](#)) and the V_{DS} greater than the overdrive voltage (V_{OD}) ([Equation 2](#)). If the previous two conditions are met the drain current will be proportional to the square of V_{OD} (thus the applied V_{GS}) as shown in [Equation 3](#), where k is a technological parameter fixed with the type of trench technology used.

$$V_{GS} > V_{GS(th)} \quad (1)$$

$$V_{DS} > V_{GS} - V_{GS(th)} = V_{OD} \quad (2)$$


$$I_D = k \cdot (V_{GS} - V_{GS(th)})^2 \quad (3)$$

The MOSFET's output characteristic ([Fig. 1](#)) describes how I_D changes with respect to V_{DS} and V_{GS} :

- For low V_{DS} and around V_{GS} of 7 V to 10 V, there is a linear relationship between current and voltage. The MOSFET operates in its linear region (or ohmic region) and it behaves like a resistor (fully ON). In this case the power dissipated is low and given by $I_D^2 \times R_{DS(on)}$.
- For higher V_{DS} , and a given V_{GS} , I_D remains fairly constant. In saturation region, the current increases as V_{GS} increases. In this case the power dissipated is high and given by $V_{DS} \times I_D$.

MOSFETs can operate in linear mode in two ways: indirectly, for a short time, as a consequence of switching or directly, for much longer time. In fact, linear mode is traversed every time a MOSFET switches ON and OFF. With reference to [Fig. 1](#), during turn ON the MOSFET's working point moves from high V_{DS} and zero I_D (OFF state) to a low V_{DS} and high I_D (curve 1). If the end goal is to use the MOSFET as a switch then it is usually good practice to try to reduce the time and power dissipated in linear mode, for instance by decreasing the switching time. Conversely, certain applications require MOSFETs to purposely operate in linear mode (curve 2). In this case it is recommended to:

- Guarantee that the device operates within the SOA curve, for a given pulse duration and mounting base temperature (T_{mb}).
- Employ adequate thermal management techniques.



[1] R_{DSon} operation ON/OFF trajectory; [2] linear mode operation ON/OFF trajectory

Fig. 1. Example of MOSFET output characteristic: ON/OFF trajectories

3. Example of typical linear mode applications

3.1. Airbag applications




Fig. 2. Airbag application schematic and waveforms

3.2. Active clamp




Fig. 3. Active clamp schematic and waveforms

3.3. Capacitor pre-charge (soft start / hot swap)




Fig. 4. Soft start schematic and waveforms

3.4. LDO (low dropout) regulators




Fig. 5. LDO schematic and waveforms

4. SOA graph

The safe operating area (SOA) graph gives an indication of the amount of power a device can safely handle before failing. The graph shows the drain current plotted against the drain-source voltage. The limit depends on the time duration of the power and the working region the MOSFET operates in. The graph is valid only for a constant mounting base temperature of 25 °C and either a single pulse or DC operation. The SOA is especially useful in case of linear mode operation. Fig. 6 shows the area below which a MOSFET can safely and reliably operate for a pulse of 1 ms and the limit at $V_{DS} = 3$ V and pulse of 1 ms.





Fig. 6. SOA: maximum current limits for 1 ms and at $V_{DS} = 3$ V and 1 ms pulse

Fig. 7 shows how the SOA graph can be subdivided depending on the MOSFET's working region (a time pulse of 1 ms is considered). In yellow the line corresponding to the limit in $R_{DS(on)}$ mode,


in green the limit imposed by the package and in blue by avalanche (at the maximum rated voltage, before avalanche occurs). For a more in-depth description of the SOA limits see [AN11158: Understanding power MOSFET data sheet parameters \(3.1 Safe Operating Area \(SOA\) curves\)](#).

The red line shows the limit during linear mode operation. This limit is verified experimentally by keeping V_{DS} constant while the current is pulsed for a given duration. As shown in [Equation 4](#), it depends on the thermal impedance of the MOSFET (Z_{th}), maximum junction temperature ($T_{j(max)} = 175\text{ }^{\circ}\text{C}$) and mounting base temperature (T_{mb}).

$$P = I_D \cdot V_{DS} = \frac{T_{j(max)} - T_{mb}}{Z_{th}} \tag{4}$$



From [Equation 4](#) it follows that the limit increases (more power can be dissipated) as the time pulse decreases, since the Z_{th} decreases with shorter time pulses (see [Fig. 8](#)). Finally, the dashed red line indicates the Spirito region, where thermal instability occurs, more on this topic in [Section 5.1](#).



5. Temperature dependency

5.1. Thermal instability

For a fixed V_{DS} , the variation of drain current against gate bias voltage is plotted in the transfer characteristic graph, shown in Fig. 9. Two lines are used to show the MOSFET operation at a junction temperature of 25 °C (solid line) and 175 °C (dashed line). For a low enough V_{GS} , the MOSFET will conduct more current if it operates at 175 °C than at 25 °C, due to the negative temperature coefficient of the threshold voltage ($V_{GS(th)}$), as shown in Fig. 10. In this case the MOSFET is operating in a region of thermal instability, identified by a positive temperature coefficient of the current. This holds true even when considering a single spot on the silicon die.




Fig. 9. Transfer characteristics showing regions of positive and negative temperature coefficient

However, this phenomenon can be avoided. In fact, for a given V_{DS} , there is a critical current above which there is a negative feedback and thus thermal stability. This is known as the Zero Temperature Coefficient (ZTC) point.




Fig. 10. Gate-source threshold voltage as a function of junction temperature

On the SOA graph, thermal instability is indicated by a two-slopes line and an additional inflexion point, as shown in Fig. 11 (the inflexion point is located at 5 V for a 1 ms pulse). The theoretical limit, in the dashed blue line, is calculated using Equation 4, where $Z_{th} = Z_{th(j-mb)}$. This limit can be found using an RC thermal model, like the Cauer model shown in Fig. 12. The dashed red line indicates the real performance of the device. In this case $Z_{th} \neq Z_{th(j-mb)}$ and therefore the limit cannot be found using an electrical model. The reduction in performance can be quite severe: in this case for a V_{DS} of 20 V, the maximum current the MOSFET can handle goes from a theoretical 60 A down to around 15 A (75% less). This phenomenon is also known as Spirito effect, and it is caused by the uneven distribution of current across the silicon die¹. Below the ZTC point, if a small region is at a higher temperature than the rest of the die, it will draw more current and dissipate more power becoming even hotter. This process eventually leads to thermal runaway and the destruction of the MOSFET as a three-terminal short. Burn marks will appear near the center of the die and close to the die bonding structure, as documented in AN11243: *Failure signature of electrical overstress on power MOSFETs (1.3 Linear mode operation)*.




Fig. 11. SOA graph: Spirito effect

Moreover, these hotspots are observed to occur more frequently at wider power pulses. With reference to Fig. 11, for a time pulse of 10 ms the Spirito effect takes place at a lower V_{DS} (around 3 V) than for the 1 ms pulse (5 V) while DC operation is limited by thermal instability at any voltage.





Fig. 12. Cauer RC thermal model

The uneven distribution of current across the silicon die is influenced by uniformity of the MOSFET cells and integrity and uniformity of the die attachment. Besides, the type of die bonding technology can also have a significant impact. As shown in Fig. 13, wire bonding increases current density in small points of the die that can become hot spots. On the other hand, the copper clip of an LFPACK prevents localised current crowding reducing the likelihood of hot spot formation.

¹ Electro-thermal instability in low voltage power MOS: Experimental characterization - IEEE; G. Breglio, F. Frisina, A. Magri, P. Spirito



Also, cell density influences the shape of the SOA. Older trench (or planar) technologies show a higher $R_{DS(on)}$, due to the wider cell pitch and thus lower cell density. For a given total drain current, cells in older technologies are more likely to operate beyond the ZTC point, where operation is thermally stable, since the current per cell is higher. Consequently, for a given die size, older trench (or planar) technologies show a higher $R_{DS(on)}$ but in turn perform better in linear mode.

The innovation introduced with new trench structures has deeply increased performances in some of the other fields, particularly in switching, avalanche and steady state behavior. Newer technologies show generally worse linear mode capability, however, whenever harder requirements have to be met the designer can either choose (in case the thermal design cannot be improved): a MOSFET with lower $R_{th(j-mb)}$ (corresponding to a bigger die), a bigger package, an older technology (with lower cell density) or a MOSFET from Nexperia's ASFET portfolio with Enhanced SOA capability.

5.2. Hot-SOA derating

The SOA graph in Nexperia's data sheets is valid only for a mounting base temperature of 25 °C. If the mounting base is held at a different temperature, then the graph must be derated, as generally the capability at other temperatures is not characterized. In this case, either an approximated or an exact indication of the new limit is found, depending on the device's working region.

There are three main derating methods depending on which quantity is scaled or kept constant. If the current is scaled, then the voltage will remain constant, vice versa if the voltage is scaled, the current will remain constant. The third option is to scale both voltage and current thus keeping the power constant. The $R_{DS(on)}$, package, breakdown and linear mode limits are all predicted in the same way by these methods. The only difference is in how the Spirito region is approximated, i.e. the position of the inflexion point. For a given V_{DS} the current scaling method returns the highest limit, while the voltage scaling the lowest. Generally, when compared with a measured Hot-SOA every method is observed to underestimate the device's real performance, which gives some safety margin from thermal instability. As shown in Fig. 14 the current scaling method usually gives the best Spirito approximation. Table 1 summarizes the current limits predicted using the three methods and measurement at $V_{DS} = 30$ V, $T_{mb} = 125$ °C and pulse of 1 ms.




Fig. 14. Example of SOA derating methods against measurement for the BUK7Y2R0-40H

Table 1. Scaling methods against measured data

ID limit: V _{DS} = 30 V; T _{mb} = 125 °C; pulse width = 1 ms			
Measured	Current scaling	Voltage scaling	Power scaling
4 A	1.5 A	1 A	0.4 A

Before applying any of these methods, the power scale factor (k_{PSF}) must be calculated. This can be obtained by looking at the plot in Fig. 15, or using Equation 5. The graph is given in any Nexperia’s data sheet and represents the normalized power dissipation as a function of mounting base temperature. Due to its double scaling, the power scaling method make use of a different coefficient calculated using Equation 6.




Fig. 15. Normalized total power dissipation as a function of mounting base temperature: power scale factor

$$k_{PSF} = \frac{175\text{ °C} - T_{mb}}{175\text{ °C} - 25\text{ °C}} \tag{5}$$

$$k_{PSF, pwr} = \sqrt{k_{PSF}} = \sqrt{\frac{175\text{ °C} - T_{mb}}{175\text{ °C} - 25\text{ °C}}} \tag{6}$$

As an example, a MOSFET's current limit is calculated using the current scaling method for $T_{mb} = 100\text{ }^{\circ}\text{C}$, $V_{DS} = 3\text{ V}$ and a pulse width of 1 ms:

1. The current limit at $T_{mb} = 25\text{ }^{\circ}\text{C}$ is 400 A, as shown in Fig. 16.
2. k_{PSF} is calculated using Equation 5 and is exactly 0.5 (i.e. 50%).
3. The new limit at $T_{mb} = 100\text{ }^{\circ}\text{C}$ is 200 A, as calculated using Equation 7.

$$I_{D,limit}(@100\text{ }^{\circ}\text{C}) = k_{PSF} \cdot I_{D,limit}(@25\text{ }^{\circ}\text{C}) \tag{7}$$




Fig. 16. Data sheet SOA: current limit for $T_{mb} = 25\text{ }^{\circ}\text{C}$

The complete Hot-SOA graph can be found by taking the following steps (current scaling method is used but this can be adapted to the other methods):

- The R_{DSon} limit is not derated since it is calculated using R_{DSon} at $175\text{ }^{\circ}\text{C}$.
- Linear mode inflexion point and breakdown limit are shifted downwards, the new current limits are found using the power scale factor (in this case 0.5). A new inflexion point for the Spirito region is generated at half the current of the original one.
- Finally, the lines can be extended to the endpoints using the same slope.




Fig. 17. Derated SOA limits for $T_{mb} = 100\text{ }^{\circ}\text{C}$ and pulse of 1 ms, using current scaling method

6. SOA: pulse shape conversion

In certain applications the power may not be a rectangular pulse, or the duration be different from the set given in the SOA graph. In both cases a power shape conversion can be carried out and operation within SOA verified. This conversion is exact if the MOSFET is operating in ohmic mode or linear mode. However, it might be inaccurate for operation in the Spirito region.

If the MOSFET is not working in Spirito region, the pulse can be converted into a rectangular one carrying the same amount of energy, by adjusting either the duration or the peak. [Fig. 18](#) shows the conversion for a triangular power pulse. If the pulse duration is not part of the SOA graph, the limit can be calculated using the value of thermal impedance found in the data sheet (or an RC thermal model) and [Equation 4](#). The use of thermal and electrothermal models is always recommended to accurately predict the junction temperature.




Fig. 18. Power shape conversion of triangular pulse with MOSFET operating outside the Spirito region

If the device is working in Spirito region, the pulse cannot be converted by means of the thermal impedance. In this case, the use of thermal and electrothermal models gives only an average junction temperature, which doesn't reflect hot spots' temperature. A conservative approach would be to consider a rectangular pulse with the same peak and duration of the original one. However, empirical evidence would suggest that triangular pulses can be converted into rectangular ones having same duration but half the peak value. Testing has been conducted using the BUK7S1R0-40H and the active clamp circuit shown in [Fig. 19](#). It is worth noting that these results should be considered valid only for this specific device.




Fig. 19. Active clamp circuit using the BUK7S1R0-40H

Active clamping is used in inductive switching, similarly to avalanche, however the device operates in linear mode at a lower clamping voltage than in avalanche. With switch sw1 on the closed position and MOSFET M1 turned ON, current can flow through the main circuit. Once the inductor is “charged” the MOSFET is switched OFF. The energy stored in the inductor induces a high voltage that breaks down the Zener diode ZD1. This, in turn, clamps the gate voltage turning ON the MOSFET, which absorbs the energy released by the inductor. During this last activation the MOSFET is working in linear mode, the V_{DS} is fairly constant while its drain current decreases, as shown in Fig. 20 (simulated). Therefore, the dissipated power is a triangular pulse lasting 1 ms.




Fig. 20. MOSFET V_{DS} and I_D during active clamp

The circuit is used to test the BUK7S1R0-40H at V_{DS} of 20 V, 22 V and 28 V. The limit is obtained by derating the current at which destruction occurs by applying the same methodology used for the SOA in data sheets. Fig. 21 shows the current capability against time in avalanche (I_{AL}) and

during active clamp at different clamping voltages. [Table 2](#) summarises the results from the graph at a pulse of 1 ms. The current capability for a triangular pulse is shown to be around 2x the one for a rectangular pulse. The current decreases as the voltage increases, as expected in case of rectangular pulses.




Table 2. BUK7S1R0-40H: triangular and rectangular pulse capability

	1 ms Active Clamp	1 ms SOA (data sheet)
Voltage (V)	Current (A)	Current (A)
20	35	16
22	31	14
28	15	8

The same principle applies to capacitive pre-charge, where the MOSFET dissipates a triangular power pulse. However, in this case the I_D is constant and V_{DS} decreases. The reducing voltage leads the working point to move towards the left of the SOA graph away from the Spirito region, with lower risks of thermal instability with respect to active clamp.

7. Conclusion

In this application note an overview of power MOSFETs linear mode operation has been presented. After a brief theoretical introduction highlighting the main differences with $R_{DS(on)}$ mode, the link between linear mode and SOA have been described. This includes thermal instability (Spirito region), Hot-SOA derating methods and pulse shape conversion.

8. Revision history

Table 3. Revision history

Revision number	Date	Description
2.0	2022-04-12	Text updated in Section 5.1 .
1.0	2022-04-01	Initial version.

9. Legal information

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

List of Tables

Table 1. Scaling methods against measured data..... 10
Table 2. BUK7S1R0-40H: triangular and rectangular pulse capability..... 14
Table 3. Revision history..... 14

List of Figures

Fig. 1. Example of MOSFET output characteristic: ON/OFF trajectories.....	3
Fig. 2. Airbag application schematic and waveforms.....	3
Fig. 3. Active clamp schematic and waveforms.....	4
Fig. 4. Soft start schematic and waveforms.....	4
Fig. 5. LDO schematic and waveforms.....	5
Fig. 6. SOA: maximum current limits for 1 ms and at $V_{DS} = 3\text{ V}$ and 1 ms pulse.....	5
Fig. 7. SOA graph; curve limits.....	6
Fig. 8. Transient thermal impedance from junction to mounting base as a function of pulse duration; typical values.....	6
Fig. 9. Transfer characteristics showing regions of positive and negative temperature coefficient.....	7
Fig. 10. Gate-source threshold voltage as a function of junction temperature.....	7
Fig. 11. SOA graph: Spirito effect.....	8
Fig. 12. Cauer RC thermal model.....	8
Fig. 13. Current crowding contours for a) LFPAK88 and b) D2PAK packages.....	9
Fig. 14. Example of SOA derating methods against measurement for the BUK7Y2R0-40H.....	10
Fig. 15. Normalized total power dissipation as a function of mounting base temperature: power scale factor.....	10
Fig. 16. Data sheet SOA: current limit for $T_{mb} = 25^{\circ}\text{C}$	11
Fig. 17. Derated SOA limits for $T_{mb} = 100^{\circ}\text{C}$ and pulse of 1 ms, using current scaling method.....	11
Fig. 18. Power shape conversion of triangular pulse with MOSFET operating outside the Spirito region.....	12
Fig. 19. Active clamp circuit using the BUK7S1R0-40H.....	13
Fig. 20. MOSFET V_{DS} and I_D during active clamp.....	13
Fig. 21. Current versus time capability of avalanche and active clamp of BUK7S1R0-40H.....	14

Contents

1. Introduction.....	2
2. Linear mode definition.....	2
3. Example of typical linear mode applications.....	3
3.1. Airbag applications.....	3
3.2. Active clamp.....	4
3.3. Capacitor pre-charge (soft start / hot swap).....	4
3.4. LDO (low dropout) regulators.....	5
4. SOA graph.....	5
5. Temperature dependency.....	7
5.1. Thermal instability.....	7
5.2. Hot-SOA derating.....	9
6. SOA: pulse shape conversion.....	12
7. Conclusion.....	14
8. Revision history.....	14
9. Legal information.....	15

© Nexperia B.V. 2022. All rights reserved

For more information, please visit: <http://www.nexperia.com>
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 12 April 2022
