

Product Reliability Information

	Conditions	Duration	Quantity	Rejects
#1 TEST Pre and Post stress electrical test	$T_{amb} = 25^{\circ}\text{C}$	N/A	All parts	See below
#2 PC Preconditioning	JESD22-A113 Bake $T_{amb} = 125^{\circ}\text{C}$ Soak $T_{amb} = 85^{\circ}\text{C}$, RH = 85% reflow	24 hours 168 hours 3 cycles	960	0
#5 HTRB High temperature reverse bias	MIL-STD-750-1 $T_j = T_j \text{ max}$, $V_{DS} = 80\%$ of rated voltage M1039 Method A	1000 hours	2870	0
#6 HTGB High temperature gate bias	JESD22-A108 $T_j = T_j \text{ max}$, $V_{GS} = 16\text{V}$	1000 hours	3540	0
#7 TC Temperature Cycling	JESD22-A104 -55°C to 150°C	500 cycles	240	0
#8 UHAST Unbiased highly accelerated stress test	JESD22-A118 $T_{amb} = 130^{\circ}\text{C}$, RH = 85% Pressure = +2.27atm	96 hours	240	0
#9 HAST Highly accelerated stress test	JESD22-A110 $T_{amb} = 130^{\circ}\text{C}$, RH = 85% $V_{DS} = 80\%$ of rated voltage	96 hours		0
#10 IOL Intermittent operating life	MIL-STD-750 method 1037 $\Delta T_j = 80^{\circ}\text{C}$	5000 cycles	240	0
#20 RSH Resistance to solder heat	JESD22-A111 (SMD) $260^{\circ}\text{C} \pm 5^{\circ}\text{C}$	10s	180	0

#21 SD Solderability	IPC/ECA J-STD-002 Method A dip and look No aging, solder $T_a = 245^{\circ}\text{C}$	3 sec dip	180	0
	IPC/ECA J-STD-002 Method B dip and look No aging Solder $T_a = 245^{\circ}\text{C}$ >95% lead coverage required Steam Aging: condition C Steam $T_a = 93^{\circ}\text{C}$, 8 hours Solder $T_a = 245^{\circ}\text{C}$, 3 sec dip	8 hours 3 sec dip	180	0
	Dry Bake: $T_a = 150^{\circ}\text{C}$ Solder $T_a = 245^{\circ}\text{C}$ >95% lead coverage required	16 hours 3 sec dip	180	0

Calculation of FIT and MTBF

Test considered for FIT calculation: High Temperature Reverse Bias (HTRB) and High temperature Gate Bias (HTGB). Confidence level 60%, derated to 55°C , activation energy 0.7eV test time 168 to 1000 hours.

Wafer Fab	Technology	Quantity	Failure rate	MTBF
VIS	TrenchMOS	6410	0.19	5.23E+09