



5 of Contents	
Settings	
4	MCU-Sensor Interface
5	USB Interface Circuitry

Revisions		
Rev	Description	Date
A	Original Design	4-15-09
B	Correction to Q3 pin 3, SCL_High to SDA_High. Reconnect Q4 pin 2 and Pin3. Also, replaced 6 and 30 pin Header Connector with having shorter pin high.	6-8-09
C	Replaced connector J4	7-30-09

		RASG - Proximity 2100 E. Elliot Rd Tempe, AZ 85284	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: B. Osolinach/C.Teegarden		ICAP Classification: FCP: FIUO: PUBI:	
Drawing Title: KITMPR121EVM			
Drawn by: S. Mejia		Page Title: Title Page	
Approved: B. Osolinach		Size B	Document Number SCH-25890 PDF: SPF-25890
Date: Thursday, July 30, 2009		Rev C	Sheet 1 of 5




otherwise Specified:
are in ohms, most are 1%, 1/10 Watt. Otherwise are 5%, 1/8 Watt.

All capacitors are in uF, some are 10% or 20%
All voltages are DC
All polarized capacitors are tantalum

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Drawing Title: KITMPR121EVM		
Page Title: NOTES		
Size B	Document Number SCH-25890 PDF: SPF-25890	Rev C
Date: Thursday, July 30, 2009	Sheet 2 of 5	1




EXAMPLE EQUATION:


$$VDD = Vref * (1 + R3/R2)$$

Where: Vref equals the difference between OUTPUT and ADJUSTMENT voltages (Vref=1.25 V).


Drawing Title: KITMPR121EVM		
Page Title: Voltage Settings		
Size B	Document Number SCH-25890 PDF: SPF-25890	Rev C
Date: Thursday, July 30, 2009	Sheet 3 of 5	



Drawing Title: KITMPR121EVM		
Page Title: MCU-Sensor Interface		
Size B	Document Number	Rev C
	SCH-25890 PDF: SPF-25890	
Date: Thursday, July 30, 2009	Sheet 4	of 5




Drawing Title: KITMPR121EVM		
Page Title: USB Interface Circuitry		
Size B	Document Number SCH-25890 PDF: SPF-25890	Rev C
Date: Thursday, July 30, 2009	Sheet 5 of 5	



- NOTES (UNLESS OTHERWISE SPECIFIED):
- THIS DRAWING SPECIFIES THE REQUIREMENTS FOR A PRINTED WIRING BOARD IN ACCORDANCE WITH SPECIFICATION IPC-A-600 (LATEST REVISION).
 - THIS PWB MUST BE COMPLIANT WITH THE FREESCALE ECO REQUIREMENTS (DOCUMENT # 12MMS000478) THESE REQUIREMENTS PROHIBIT THE USE OF CONTROLLED SUBSTANCES INCLUDING THOSE FOUND IN RoHS STANDARDS. DISCLOSURE OF RESTRICTED AND REPORTABLE SUBSTANCES IS ALSO REQUIRED.
 - THE PWB MUST BE LEAD FREE ASSEMBLY PROCESS COMPATIBLE AND MUST BE ABLE TO HANDLE A MINIMUM OF 5 CYCLES AT 260 DEGREES CELSIUS FOR 10 SECONDS.
 - BASE MATERIAL - FR4 (OR EQUIVALENT RoHS COMPLIANT) LAMINATE AND PREPREG SHALL MEET IPC-4101A-94
Tg - MUST BE GREATER THAN OR EQUAL TO 150 DEGREES CELSIUS.
Td - MUST BE GREATER THAN OR EQUAL TO 330 DEGREES CELSIUS.
 - COPPER FOIL WEIGHT - OUTSIDE LAYERS AND INNER LAYERS 1.0 OZ. SEE STACKUP DETAIL "A"
 - PLATING FINISH - BOTH SIDES ENIG (EMMERSONLESS NICKEL IMMERSION GOLD):
76.2-203.2 MILLIMICRON (3-8 MICROINCH) OF GOLD OVER
2,540-5,080 MILLIMICRON (100-200 MICROINCH) MINIMUM NICKEL.
 - ALL THROUGH HOLE VIAS MAY BE PLATED SHUT.
 - SOLDERMASK - GREEN COLOR (TATYO OR EQUIVALENT), BOTH SIDES.
 - SILKSCREEN - WHITE EPOXY INK, BOTH SIDES. NO SILK ON PADS.
 - ELECTRICAL TEST - 100% IPCD356.
 - PRINTED WIRING BOARD IS TO BE INDIVIDUALLY BAGGED.
 - DRC'S MUST BE RUN ON THE GERBER BEFORE BUILDING BOARDS.
UNLESS PRIOR APPROVAL IS GIVEN IN WRITING BY FREESCALE.
 - OVERALL PCB THICKNESS #2 MILS. TOP AND BOTTOM FR4 LAYERS 10 MILS. INNER FR4-LAYER IS 40 MILS.
 - SOLDER SAMPLES TO BE PROVIDED.
 - BASIC GRID INCREMENT AT 1:1 IS .0001.
 - MODIFICATION OF SOLDERMASK IS NOT ALLOWED WITHOUT WRITTEN PERMISSION FROM FREESCALE.
 - SUPPLIER MARKINGS - ON SOLDER SIDE ONLY, WHERE SHOWN.
- MUST BE UL RECOGNIZED AND MUST HAVE AN ID THAT CONFORMS TO UL94V-0
 - MINIMUM CONDUCTIVE WIDTH/SPACING TO BE .008"/.007"
 - THE PWB WILL BE MARKED AS LEAD FREE BY USE OF AN INK STAMP (66)
 - THE PWB WILL BE MARKED AS LEAD FREE PROCESS COMPATIBLE BY USE OF AN INK STAMP (266°C)

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
	A	ORIGINAL RELEASE	04-15-09	BO
	B	See SCH-25890, pg1 revision info	06-09-09	BO
	C	J14 replaced	07-30-09	BO





DRILL CHART: TOP to BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
•	15.0	+2.0/-2.0	PLATED	61
⊙	40.0	+3.0/-3.0	PLATED	29
◊	40.0	+3.0/-3.0	PLATED	26
▲	40.0	+3.0/-3.0	PLATED	1
●	36.0	+3.0/-3.0	NON-PLATED	2
□	125.0	+3.0/-3.0	NON-PLATED	4

LAYER 1 COMPONENT SIDE 1 oz.
 LAYER 2 SOLDER SIDE 1 oz.


DETAIL A
 LAYER STACKUP
 SCALE: NONE


UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: DECIMALS .010 ANGLES .250° XXX .005 ✓ FINISH ALL MACHINED SURFACES BREAK ALL SHARP EDGES AND CORNERS. INDUCE SQUARE UNPLATED DIM. NOT TO SCALE. 1:100 SCALE. DIMENSIONAL PROJECTION IS USED. PITCHES		PART NO. 170-25890		THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO FREESCALE AND SHALL NOT BE USED FOR ENGINEERING DESIGN PURPOSES OR MANUFACTURE IN WHOLE OR IN PART WITHOUT THE CONSENT OF FREESCALE.		2100 E. Elliot Road, MD, EL 519 TEMPE, ARIZONA 85284 USA	
APPROVALS		DATE		TITLE			
DRAWN S. MEJIA		07-30-09		PRINTED WIRING BOARD KITMPR121EVM			
CHECKED B. Osinac		07-30-09		SIZE	DWG FILE NAME	ENG. NO.	REV
DESIGN CHECKED B. Osinac		07-30-09		D	LAY-25890	FAB-25890	C
REWORK C. Teegarden		07-30-09		SCALE		DO NOT SCALE DRAWING	SHEET OF





Revisions		
Rev	Description	Date
A	Original Design	4-15-09
B	updated text pg3	6-12-09

		RASG - Proximity 2100 E. Elliot Rd Tempe, AZ 85284	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: B. Osoinach		ICAP Classification: FCP: FIUO: X PUBI:	
Drawing Title: MPR121 DAUGHTER BOARD		Date: Friday, June 12, 2009	
Drawn by: S. Mejia		Page Title: TITLE PAGE	
Approved: B. Osoinach		Size B	Document Number SCH-76723 PDF: SPF-76723
		Rev B	Sheet 1 of 3




otherwise Specified:
 are in ohms, most are 1%, 1/10 Watt. Otherwise are 5%, 1/8 Watt.

All capacitors are in uF, some are 10% or 20%
 All voltages are DC
 All polarized capacitors are tantalum

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
 _B Denotes - Active-Low Signal
 <> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Drawing Title: MPR121 DAUGHTER BOARD			
Page Title: NOTES			
Size B	Document Number SCH-76723 PDF: SPF-76723	Rev B	
Date: Friday, June 12, 2009	Sheet 2 of 3		




freescale™
semiconductor

Drawing Title: **MPR121 DAUGHTER BOARD**

Page Title: **MPR121 SENSOR**

Size B	Document Number SCH-76723 PDF: SPF-76723	Rev B
--------	--	-------


Date: Friday, June 12, 2009 Sheet 3 of 3



NOTES (UNLESS OTHERWISE SPECIFIED):

1. THIS DRAWING SPECIFIES THE REQUIREMENTS FOR A PRINTED WIRING BOARD IN ACCORDANCE WITH SPECIFICATION IPC-A-600 (LATEST REVISION).
2. THIS PWB MUST BE COMPLIANT WITH THE FREESCALE ECD REQUIREMENTS (DOCUMENT # 12MMS000478) THESE REQUIREMENTS PROHIBIT THE USE OF CONTROLLED SUBSTANCES INCLUDING THOSE FOUND IN RoHS AND HALOGEN FREE STANDARDS. DISCLOSURE OF RESTRICTED AND REPORTABLE SUBSTANCES IS ALSO REQUIRED.
3. THE PWB MUST BE LEAD FREE ASSEMBLY PROCESS COMPATIBLE AND MUST BE ABLE TO HANDLE A MINIMUM OF 5 CYCLES AT 260 DEGREES CELSIUS FOR 10 SECONDS.
4. BASE MATERIAL - FR4 (OR EQUIVALENT RoHS COMPLIANT) LAMINATE AND PREPREG SHALL MEET IPC-4101A-94
 MAXIMUM HALOGEN CONTENT - 0.10 ppm
 Tg - MUST BE GREATER THAN OR EQUAL TO 150 DEGREES CELSIUS.
 Td - MUST BE GREATER THAN OR EQUAL TO 330 DEGREES CELSIUS.
5. COPPER FOIL WEIGHT - OUTSIDE LAYERS AND INNER LAYERS 1.0 OZ. SEE STACKUP DETAIL 'A'
6. OVERALL PCB THICKNESS 62 MILS. TOP AND BOTTOM FR4 LAYERS 10 MILS. INNER FR4-LAYER IS 40 MILS.
7. PLATING FINISH - BOTH SIDES ENIG (EMERSIONLESS NICKEL IMMERSION GOLD):
 76.2-203.2 MILLIMICRON (3-8 MICROINCH) OF GOLD OVER
 2,540-5,080 MILLIMICRON (100-200 MICROINCH) MINIMUM NICKEL.
8. ALL THROUGH HOLE VIAS MAY BE PLATED SHUT.
9. SOLDERMASK - GREEN COLOR (TAYYO OR EQUIVALENT), BOTH SIDES, HALOGEN FREE
10. SILKSCREEN - WHITE EPOXY INK, BOTH SIDES. NO SILK ON PADS.
11. ELECTRICAL TEST - 100% IPCD356.
12. PRINTED WIRING BOARD IS TO BE INDIVIDUALLY BAGGED.
13. DRC'S MUST BE RUN ON THE GERBER BEFORE BUILDING BOARDS. UNLESS PRIOR APPROVAL IS GIVEN IN WRITING BY FREESCALE.
14. SOLDER SAMPLES TO BE PROVIDED.
15. BASIC GRID INCREMENT AT 1:1 IS .0001.
16. MODIFICATION OF SOLDERMASK IS NOT ALLOWED WITHOUT WRITTEN PERMISSION FROM FREESCALE.
17. SUPPLIER MARKINGS - ON SOLDER SIDE ONLY, WHERE SHOWN.
 - MUST BE UL RECOGNIZED AND MUST HAVE AN ID THAT CONFORMS TO UL94V-0
18. MINIMUM CONDUCTIVE WIDTH/SPACING TO BE .008"/.007"
19. THE PWB WILL BE MARKED AS HALOGEN FREE BY USE OF AN INK STAMP (HF)
20. THE PWB WILL BE MARKED AS LEAD FREE BY USE OF AN INK STAMP (Pb)
21. THE PWB WILL BE MARKED AS LEAD FREE PROCESS COMPATIBLE BY USE OF AN INK STAMP (Z60°C)
22. SOLDER STENCIL MUST BE 5MILS (0.13MM) MINIMUM THICKNESS. THICKNESS CAN BE ADJUSTED TO OPTIMIZE ASSEMBLY YIELDS.

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
	A	ORIGINAL RELEASE	04-15-09	OB
	B	Updated top and bottom silkscreen	05-28-09	OB




FREESCALE SEMICONDUCTOR	NAME	MPR121 DAUGHTER BOARD
SHEET	FILE	NUMBER 170-76723 REV B


DRILL CHART: TOP to BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
•	15.0	+2.0/-2.0	PLATED	2
◦	40.0	+3.0/-3.0	PLATED	20

	LAYER 1 COMPONENT SIDE	1 oz.
	LAYER 2 SOLDER SIDE	1 oz.

DETAIL A
 LAYER STACKUP
 SCALE: NONE


UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE:		PART NO. 170-76723		FREESCALE SEMICONDUCTOR	
DECIMALS	ANGLES	THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO FREESCALE AND SHALL NOT BE USED FOR ENGINEERING DESIGN PURPOSES OR MANUFACTURE IN WHOLE OR IN PART WITHOUT THE CONSENT OF FREESCALE.			
.XX	.XX	2100 E. Elliot Road, TEMPE, ARIZONA 85284 USA			
.XXX	.000	FIELD PRINTED WIRING BOARD MPR121 DAUGHTER BOARD			
BREAK ALL SHARP EDGES AND CORNERS. REMOVE BURRS. UNPLATED ENIG NOT TO SCALE. 1:100 SCALE. DIMENSIONAL PROJECTION IS USED.		APPROVALS	DATE	TITLE	
PITCH/VAL		S. Mejia	05-28-09	FIELD PRINTED WIRING BOARD MPR121 DAUGHTER BOARD	
FINISH		DESIGN CHECKER	DATE	DWG FILE NAME	ENG. NO.
REAT TREAT		B. Oslnach	05-28-09	LAY-76723	FAB-76723
		SCALE	DO NOT SCALE DRAWING	SHEET	OF
				2	1






ELECTRODE

Revisions		
Rev	Description	Date
A	Original Design	6-9-09

		RASG - Proximity 2100 E. Elliot Rd Tempe, AZ 85284	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: B. Osoinach		Drawing Title: PROXIMITY-IBAT	
Drawn by: S. Mejia		Page Title: TITLE PAGE	
Approved: B. Osoinach		Size B	Document Number SCH-76753 PDF: SPF-76753
Date: Thursday, June 11, 2009		Sheet 1 of 3	Rev A




otherwise Specified:
 are in ohms, most are 1%, 1/10 Watt. Otherwise are 5%, 1/8 Watt.


All capacitors are in uF, some are 10% or 20%
 All voltages are DC
 All polarized capacitors are tantalum

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
 _B Denotes - Active-Low Signal
 <> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Drawing Title: PROXIMITY-IBAT		
Page Title: NOTES		
Size B	Document Number SCH-76753 PDF: SPF-76753	Rev A
Date: Tuesday, June 09, 2009	Sheet 2 of 3	




Drawing Title: PROXIMITY-IBAT		
Page Title: 6 LED 6 ELECTRODE		
Size B	Document Number SCH-76753 PDF: SPF-76753	Rev A
Date: Friday, June 12, 2009	Sheet 3 of 3	



- NOTES (UNLESS OTHERWISE SPECIFIED):
- THIS DRAWING SPECIFIES THE REQUIREMENTS FOR A PRINTED WIRING BOARD IN ACCORDANCE WITH SPECIFICATION IPC-A-600 (LATEST REVISION).
 - THIS PWB MUST BE COMPLIANT WITH THE FREESCALE ECD REQUIREMENTS (DOCUMENT # 12MMS000478) THESE REQUIREMENTS PROHIBIT THE USE OF CONTROLLED SUBSTANCES INCLUDING THOSE FOUND IN RoHS STANDARDS. DISCLOSURE OF RESTRICTED AND REPORTABLE SUBSTANCES IS ALSO REQUIRED.
 - THE PWB MUST BE LEAD FREE ASSEMBLY PROCESS COMPATIBLE AND MUST BE ABLE TO HANDLE A MINIMUM OF 5 CYCLES AT 260 DEGREES CELSIUS FOR 10 SECONDS.
 - BASE MATERIAL - FR4 (OR EQUIVALENT RoHS COMPLIANT) LAMINATE AND PREPREG SHALL MEET IPC-4101A-94
T_g - MUST BE GREATER THAN OR EQUAL TO 150 DEGREES CELSIUS.
T_d - MUST BE GREATER THAN OR EQUAL TO 330 DEGREES CELSIUS.
 - COPPER FOIL WEIGHT - OUTSIDE LAYERS AND INNER LAYERS 1.0 OZ. SEE STACKUP DETAIL 'A'
 - OVERALL PCB THICKNESS 62 MILS. TOP AND BOTTOM FR4 LAYERS 10 MILS. INNER FR4-LAYER IS 40 MILS.
 - PLATING FINISH - BOTH SIDES ENIG (EMERSIONLESS NICKEL IMMERSION GOLD):
76.2-203.2 MILLIMICRON (3-8 MICROINCH) OF GOLD OVER
2,540-5,080 MILLIMICRON (100-200 MICROINCH) MINIMUM NICKEL.
 - ALL THROUGH HOLE VIAS MAY BE PLATED SHUT.
 - SOLDERMASK - GREEN COLOR (TAYO OR EQUIVALENT), BOTH SIDES.
 - SILKSCREEN - WHITE EPOXY INK, BOTH SIDES. NO SILK ON PADS.
 - ELECTRICAL TEST - 100% IPCD356.
 - PRINTED WIRING BOARD IS TO BE INDIVIDUALLY BAGGED.
 - DRC'S MUST BE RUN ON THE GERBER BEFORE BUILDING BOARDS. UNLESS PRIOR APPROVAL IS GIVEN IN WRITING BY FREESCALE.
 - SOLDER SAMPLES TO BE PROVIDED.
 - BASIC GRID INCREMENT AT 1:1 IS .0001.
 - MODIFICATION OF SOLDERMASK IS NOT ALLOWED WITHOUT WRITTEN PERMISSION FROM FREESCALE.
 - SUPPLIER MARKINGS - ON SOLDER SIDE ONLY, WHERE SHOWN.
- MUST BE UL RECOGNIZED AND MUST HAVE AN ID THAT CONFORMS TO UL94V-0
 - MINIMUM CONDUCTIVE WIDTH/SPACING TO BE .008"/.007"
 - THE PWB WILL BE MARKED AS LEAD FREE BY USE OF AN INK STAMP (LF)
 - THE PWB WILL BE MARKED AS LEAD FREE PROCESS COMPATIBLE BY USE OF AN INK STAMP (260°C)
 - SOLDER STENCIL MUST BE 2MILS (0.13MM) MINIMUM THICKNESS. THICKNESS CAN BE ADJUSTED TO OPTIMIZE ASSEMBLY YIELDS.

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
A		ORIGINAL RELEASE	06-09-09	OB





DRILL CHART: TOP to BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
•	15.0	+2.0/-2.0	PLATED	8
+	35.0	+3.0/-3.0	PLATED	30
⊙	87.0	+2.0/-2.0	NON-PLATED	6
□	125.0	+3.0/-3.0	NON-PLATED	2

	LAYER 1 COMPONENT SIDE	1 oz.
	LAYER 2 SOLDER SIDE	1 oz.

DETAIL A
LAYER STACKUP
SCALE: NONE


<small>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE:</small> DECIMALS .010 ANGLES .250° FRACTIONS 1/32 .005 <small>✓ FINISH ALL MACHINED SURFACES BREAK ALL SHARP EDGES AND CORNERS. REMOVE BURRS. UNPLATED DIM NOT TO SCALE. 100% HOLE DRYDRYING PROTECTION IS USED.</small> FINISH: REAT TREAT	PART NO. 170-76753	TITLE FREESCALE SEMICONDUCTOR			
	<small>THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO FREESCALE AND SHALL NOT BE USED FOR ENGINEERING DESIGN PURPOSES OR MANUFACTURE IN WHOLE OR IN PART WITHOUT THE CONSENT OF FREESCALE.</small>		2100 E. Elliot Road, TEMPE, ARIZONA 85284 USA		
APPROVALS DRAWN: S. Mejia CHECKED: B. Oslnach DESIGN CHECKER: B. Oslnach	DATE 06-09-09 06-09-09 06-09-09	TITLE PROXIMITY PRINTED WIRING BOARD BASIC 6ELECTRODE DEMOBOARD LED	SIZE D	Dwg. No. FAB-76753	REV A
SCALE: DO NOT SCALE DRAWING			SHEET 1 OF 1		






5		4		3		2		1	
Table of Contents									
.ODES									

Revisions		
Rev	Description	Date
A	Original Design	06-09-09

		RASG - Proximity 2100 E. Elliot Rd Tempe, AZ 85284	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: B. Osoinach		Drawing Title: PROXIMITY-IBAT	
Drawn by: S. Mejia		Page Title: TITLE PAGE	
Approved: B. Osoinach		Size B	Document Number SCH-76724 PDF: SPF-76724
Date: Thursday, June 11, 2009		Sheet 1 of 3	Rev A




otherwise Specified:
 are in ohms, most are 1%, 1/10 Watt. Otherwise are 5%, 1/8 Watt.

All capacitors are in uF, some are 10% or 20%
 All voltages are DC
 All polarized capacitors are tantalum

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
 _B Denotes - Active-Low Signal
 <> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Drawing Title: PROXIMITY-IBAT		
Page Title: NOTES		
Size B	Document Number SCH-76724 PDF: SPF-76724	Rev A
Date: Wednesday, June 10, 2009	Sheet 2 of 3	1



Drawing Title: PROXIMITY-IBAT		
Page Title: 12 ELECTRODES		
Size B	Document Number SCH-76724 PDF: SPF-76724	Rev A
Date: Friday, June 12, 2009	Sheet 3 of 3	

