

Product Preview

USB Hub Controller

CMOS

This device is a self-contained USB Hub which complies with USB Hub spec Rev 1.0. This device is used to expand the USB ports of your PC system while needed. Because of its self-contained and bus-powered/self-powered capability, it can hide the complexity from the user and be flexibly placed anywhere, such as monitor, keyboard, motherboard, hub-box, etc. The MC141556 consists of Serial Interface Engine(SIE), Hub Repeater, and Hub Controller, supporting one upstream port and up to five downstream ports. It also provides optional IIC(M_BUS) programmable Vendor ID and Product ID.

Both Low speed mode (1.5 Mbps) and Full speed mode (12 Mbps) are supported by automatically detecting which data line (D+ or D-) is pulled high whenever downstream devices are connected to the bus or at power-up.

MC141556 can be self-powered or bus-powered. When self-powered, MC141556 is powered by external 5 volt supply and capable of delivering 500mA current to each downstream port. Power management for all downstream ports supports power-switching and overcurrent detection with Individual or Ganged control; a self-powered MC141556 supports Individual control only, but bus-powered MC141556 supports either Individual or Ganged control. When Ganged control, PWRSW1 and OVR1 are dedicated for power management.

IIC(M_BUS) interface is provided to set up customized Vendor ID, Product ID, Power Mode, Power Management Mode, Number of Downstream Ports and Overcurrent Debounce Setting.

Features Highlight


Hub

- Self-contained Hub Includes Serial Interface Engine (SIE), Hub Repeater and Hub Controller
- Universal Serial Bus (USB) Hub Version 1.0 Compliant
- One Upstream Port and Up To Five Downstream Ports
- Self-powered or Bus-powered
- Individual/Ganged Downstream Port Power Switching
- Individual/Ganged Downstream Port Overcurrent Detection
- All Downstream Ports Support Full Speed and Low Speed Operation
- Suspend and Resume Operations
- Host Reset Operation
- IIC (M_BUS) interface

General Characteristics

- 28 DIP Package
- Crystal Input 24MHz
- Internal 3.3Volt Regulator
- Single 5Volt Power Supply
- Low-power CMOS Technology

MC141556



P SUFFIX
PLASTIC PACKAGE
CASE 655

ORDERING INFORMATION
MC141556P Plastic Dip

PIN ASSIGNMENT


VDD	1	28	DM5/SEL0
OSC1	2	27	DP5/SEL1
OSC2	3	26	PWRSW5/SDA
VSS	4	25	OVR5/GANG/SCL
IICEN	5	24	DM4
DP0	6	23	DP4
DM0	7	22	PWRSW4
VDD3CAP	8	21	OVR4
OVR1	9	20	DM3
PWRSW1	10	19	DP3
DP1	11	18	PWRSW3
DM1	12	17	OVR3
OVR2	13	16	DM2
PWRSW2	14	15	DP2

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Figure1. BLOCK DIAGRAM

Freescale Semiconductor, Inc.



ABSOLUTE MAXIMUM RATINGS Voltage Referenced to V_{SS}

Symbol	Characteristic	Value	Unit
V _{DD}	Supply Voltage	- 0.3 to + 7.0	V
V _{in}	Input Voltage	V _{SS} - 0.3 to V _{DD} + 0.3	V
I _d	Current Drain per Pin Excluding V _{DD} and V _{SS}	25	mA
T _a	Operating Temperature Range	0 to 85	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C

NOTE: Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

AC ELECTRICAL CHARACTERISTICS (V_{DD}/V_{DD(A)} = 5.0 V, V_{SS}/V_{SS(A)} = 0 V, T_A = 25°C,

Voltage Referenced to V_{SS})

FULL SPEED MODE CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Max	Unit
t _r	Rise Time for DP/DM	C _{load} = 50 pF	4	20	ns
t _f	Fall Time for DP/DM	C _{load} = 50 pF	4	20	ns
t _{RFM}	Rise/Fall Time Matching	(t _r /t _f) × 100	90	110	%
V _{CRS}	Output Signal Crossover Voltage	—	1.3	2.0	V

LOW SPEED MODE CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Max	Unit
t _r	Rise Time for DP/DM	C _{load} = 50 pF to 350 pF	75	300	ns
t _f	Fall Time for DP/DM	C _{load} = 50 pF to 350 pF	75	300	ns
t _{RFM}	Rise/Fall Time Matching	(t _r /t _f) × 100	80	120	%
V _{CRS}	Output Signal Crossover Voltage	—	1.3	2.0	V




Figure 2. Differential Driver Switching Load




Figure 3. Differential Driver Switching Characteristics

DC CHARACTERISTICS $V_{DD}/V_{DD(A)} = 5.0\text{ V} \pm 10\%$, $V_{SS}/V_{SS(A)} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, Voltage Referenced to V_{SS}

Symbol	Parameter	Conditions	Min	Max	Unit
V_{BUS}	Powered (Host or Hub) Port	—	4.65	5.25	V
V_{BUS}	Bus-powered Hub Port	—	4.40	5.25	V
V_{OH}	High Level Output Voltage	—	2.8	3.6	V
V_{OL}	Low Level Output Voltage	—	—	0.3	V
V_{IL} V_{IH}	Digital Input Voltage Logic Low Logic High	—	— 0.7 V_{DD}	0.3 V_{DD} —	V V
I_{II}	High-Z Leakage Current (output pins)	—	- 10	+ 10	μA
I_{II}	Input Current	—	- 10	+ 10	μA
I_{DD}	Supply Current (No Load on Any Output)	—	—	+ 25	mA
I_{CCINIT}	Unconfig. Function/Hub (in)	—	—	100	mA
V_{DI}	Differential Input Sensitivity	$ (D+)-(D-) $ Refer to Figure 4	0.2	—	V
V_{CM}	Differential Common Mode Range	Includes V_{DI} range	0.8	2.5	V
V_{SE}	Single Ended Receiver Threshold	—	0.8	2.0	V
C_{HPB}	Downstream Hub Port Bypass Capacitance	V_{bus} to GND	120	—	μF




Figure 4. Differential Input Sensitivity Over Entire Common Mode Range

FULL SPEED OPERATING HUB ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Max	Unit
t_{HDD1} t_{HDD2}	Hub Differential Data Delay (with cable) (without cable)	Figure 5, Figure 6	— —	70 40	ns ns
t_{HDJ1} t_{HDJ2}	Hub Differential Driver Jitter (including cable) To Next Transition For Paired Transitions	—	-3 -1	3 1	ns ns
t_{SOP}	Data Bit Width Distortion After SOP	—	-5	3	ns
t_{HESK}	Hub EOP Output Width Skew	—	-15	15	ns

LOW SPEED OPERATING HUB ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Max	Unit
t_{LHDD}	Hub Differential Data Delay	Figure 5, Figure 6	—	300	ns
t_{LDHJ1} t_{LDHJ2}	Hub Differential Driver Jitter (including cable) Downstream: To Next Transition For Paired Transitions	—	-45 -15	45 15	ns ns
t_{LDHJ2} t_{LDHJ2}	Upstream: To Next Transition For Paired Transitions	—	-45 -45	45 45	ns ns
t_{SOP}	Data Bit Width Distortion After SOP	—	-60	45	ns
t_{LHESK}	Hub EOP Output Width Skew	—	-300	300	ns




Figure 5. Downstream Hub Delay




Figure 6. Upstream Hub Delay

PIN DESCRIPTION

V_{DD} (Pin 1)

This is the +5V power pin of the chip.

OSC1 (Pin 2), OSC2 (Pin 3)

The OSC1 and OSC2 pins are the connections for the on-chip oscillator. The crystal frequency is 24MHz. OSC1 may be driven by an external oscillator if an external crystal circuit is not used.

V_{SS} (Pin 4)

This is the ground pin of the chip.

IICEN (Pin 5)

This is an input pin which requires the default input state to determine the IIC Mode of Hub controller. During Power-On Reset, pulling IICEN high configures MC141556 as a IIC slave to allow customized parameters programmable. Pulling this pin low disables IIC Mode and adopts default parameters. See Table1 Configuration selection for detail.

DP0 (Pin 6)

This is the upstream differential data plus I/O pin of the Hub.

DM0 (Pin 7)

This is the upstream differential data minus I/O pin of the Hub.

V_{DD3CAP} (Pin 8)

This pin must connect an external capacitor for the internal 3.3V regulator which supply transceivers of all USB ports.

OVR1 (Pin 9)

This is the over-current detection pin of the downstream port 1. Active low is to indicate overcurrent condition occurs. In GANG mode, OVR1 is the common detection pin for all the four downstream ports.

PWRSW1 (Pin 10)

This is an output pin which can be used to switch on/off the external power regulator for the downstream port 1. Active high is to switch on the power. In GANG mode, PWRSW1 is the common output pin for all the four downstream ports.

DP1 (Pin 11)

This is the differential data plus I/O pin of the downstream port 1.

DM1 (Pin 12)

This is the differential data minus I/O pin of the downstream port 1.

OVR2 (Pin 13)

This is the over-current detection pin of the downstream port 2. Active low is to indicate overcurrent condition occurs.

PWRSW2 (Pin 14)

This is an output pin which can be used to switch on/off the external power regulator for the downstream port 2. Active high is to switch on the power.

DP2 (Pin 15)

This is the differential data plus I/O pin of the downstream port 2.

DM2 (Pin 16)

This is the differential data minus I/O pin of the downstream port 2.

OVR3 (Pin 17)

This is the over-current detection pin of the downstream port 3. Active low is to indicate overcurrent condition occurs.

PWRSW3 (Pin 18)

This is an output pin which can be used to switch on/off the external power regulator for the downstream port 3. Active high is to switch on the power.

DP3 (Pin 19)

This is the differential data plus I/O pin of the downstream port 3.

DM3 (Pin 20)

This is the differential data minus I/O pin of the downstream port 3.

OVR4 (Pin 21)

This is the over-current detection pin of the downstream port 4. Active low is to indicate overcurrent condition occurs.

PWRSW4 (Pin 22)

This is an output pin which can be used to switch on/off the external power regulator for the downstream port 4. Active high is to switch on the power.

DP4 (Pin 23)

This is the differential data plus I/O pin of the downstream port 4.

DM4 (Pin 24)

This is the differential data minus I/O pin of the downstream port 4.

OVR5/GANG/SCL (Pin 25)

When IIC Mode: this input pin acts as SCL, which is the synchronizing clock input from the transmitter for IIC protocol. (Detailed description of the programming protocol will be discussed in the IIC Communication section).

When non-IIC Mode: if self-powered, this input pin acts as OVR5, which is overcurrent detection of downstream port 5; active low is to indicate overcurrent occurs. If bus-powered, this input pin acts as GANG to determine Power Control Mode; pulling this pin low configures the Hub as Ganged control, and pulling it high as Individual control.

PWRSW5/SDA (Pin 26)

When IIC Mode: this pin acts as SDA, which is a unidirectional data line for IIC protocol. (Detailed description of the programming protocol will be discussed in the IIC Communication section).

When non-IIC Mode: if self-powered, this output pin is to switch on/off the external power regulator for downstream port 5; active high is to switch on the power.

DP5/SEL1 (Pin 27)

When IIC Mode: this pin acts as differential data plus I/O pin of downstream port 5 for internal use; that is, there are no PWRSW5 and OVR5 for downstream port 5.

When non IIC Mode: in Initialization, this pin, along with SEL0 and OVR5, determines Power Mode and Power Control Mode. (refer to Table1 for detail) After Initialization, if self-powered, this pin is differential data plus I/O pin of downstream port 5.

DM5/SEL0 (Pin 28)

When IIC Mode: this pin acts as differential data minus I/O pin of downstream port 5 for internal use; that is, there are no PWRSW5 and OVR5 for downstream port 5.

When non-IIC Mode: in initialization, this pin, along with SEL1 and OVR5, determines Power Mode and Power Control Mode. (refer to Table1 for detail) After initialization, if self-powered, this pin is differential data minus I/O pin of downstream port 5; if bus-powered, pull this pin high.

SYSTEM DESCRIPTION

MC141556 is booted up from the Power-On Reset which will initialize all the internal hardware circuitry and reset the program counter of the internal processor. During Power-On Reset, MC141556 must be set to the desired configuration by the input states of the pins IICEN, OVR5/GANG/SCL, PWRSW5/SDA, DP5/SEL1 and DM5/SEL0. See **Table1 Configuration Selection** for detail.

After Power-On, the Hub Repeater will handle the connectivity in per packet basis, and all downstream ports transition to the powered off state. After all initialization, the Hub Controller takes over the responsibility for receiving Host's commands, Downstream Power Management and to report status in per port basis while Repeater is detecting the connectivity of each downstream port.

MC141556 accepts the Host Reset request to generate a per port reset and receives reset signalling from root port to complete its own reset sequence.

HUB CONFIGURATION

MC141556 can be configured as one of the four operating modes: IIC Mode, Self Power Mode with Individual Control, Bus Power Mode with Individual Control, Bus Power Mode with Ganged Control.

(a) IIC Mode

During Power-On Reset, pull IICEN pin high to select this mode. OVR5/GANG/SCL acts as SCL which is the synchronizing clock input from the transmitter for IIC protocol. PWRSW5/SDA acts as SDA which is the uni-directional data line for IIC protocol.

In this mode, Vendor ID, Product ID, Powered Mode, Number of Downstream Ports, Power Management Mode and Debounce Setting are programmable by an external MCU.

If MC141556 is programmed as a five-downstream-port hub, DP5/SEL1 acts as the differential data plus I/O pin of downstream port 5, and DM5/SEL0 as the differential data minus I/O pin. OVR5/GANG/SCL acts as the SCL line for IIC communication, and PWRSW5/SDA acts as SDA line for IIC communication.

If MC141556 is programmed as a four-downstream-port hub, DP5/SEL1 and DM5/SEL0 have no further usage. OVR5/GANG/SCL and PWRSW5/SDA are dedicated to IIC communication.

(b) Self-powered Mode with Individual control (Monitor Application)

During Power-On Reset, pull IICEN, DP5/SEL1 and DM5/SEL0 low to select this mode. Meanwhile, MC141556 is configured to be self-powered with 5 downstream ports whose power management is in Individual control; that is, after Power-On Reset, DP5/SEL1 acts as DP5, DM5/SEL0 acts as DM5, OVR5/GANG/SCL acts as OVR5 and PWRSW5/SDA acts as PWRSW5.

(c) Bus-powered Mode with Individual control

During Power-On Reset, pull IICEN and DP5/SEL1 low, pull OVR5/GANG/SCL and DM5/SEL0 high to select this mode. Meanwhile, MC141556 is configured to be bus-powered with 4 downstream ports whose power management is in Individual control; that is, after Power-On Reset, DP5/SEL1, DM5/SEL0, OVR5/GANG/SCL and PWRSW5/SDA have no further usage.

(d) Bus-powered Mode with Ganged control

During Power-On Reset, pull IICEN, DP5/SEL1 and OVR5/GANG/SCL low, pull DM5/SEL0 high to select this mode. Meanwhile, MC141556 is configured to be bus-powered with 4 downstream ports whose power management is in Ganged control. In this mode, only PWRSW1 and OVR1 are dedicated to power management for all the 4 downstream ports.

All the four operating modes, with pin input states during Power-On Reset, are summarized in Table1 .

Table 1. Configuration Selection

IICEN	DP5/SEL1	DM5/SEL0	PWRSW5/SDA	OVR5/GANG/SCL	Configuration
1	X	X	SDA	SCL	IIC Mode
0	0	0	PWRSW5	OVR5	Self-powered & Individual control
0	0	1	X	1	Bus-powered & Individual control
0	0	1	X	0	Bus-powered & Ganged control

X: don't care

DESCRIPTOR

COMMUNICATION PROTOCOL

IIC Communication Protocol

This is a two-wire serial communication link that is fully compatible with the IIC bus system. It consists of SDA bidirectional data line and SCL clock input line. Data is sent from a transmitter (master), to a receiver (slave) via the SDA line, and is synchronized with a transmitter clock on the SCL line at the receiving end. The maximum data rate is limited to 400kbps. The default chip address is \$70. Please refer to the IIC-Bus specification for the detail timing requirement.

Operating Procedure

FIGURE 7. shows the IIC transmission format. The master initiates a transmission routine by generating a START condition, followed by a slave address byte. Once the address is properly identified, the slave will respond with an ACKNOWLEDGE signal by pulling the SDA line LOW during the ninth SCL clock. Each data byte which then follows must be eight bits long, plus the ACKNOWLEDGE bit, to make up nine bits together. Appropriate hub setting information can be downloaded sequentially. See Data Transmission Format for details. In the cases of no ACKNOWLEDGE or completion of data transfer, the master will generate a STOP condition to terminate the transmission routine.




Figure 7. IIC FORMAT

DATA TRANSMISSION FORMAT

After the proper identification by the receiving device, Master is now ready to program MC141556 by transmitting the configuration data. The configuration data is shown in Table2 Programmable Configuration Data. To complete the programming sequence, all six bytes of data are needed to be transmitted. The transmission sequence is defined in Table2 . An ACKNOWLEDGE bit must be inserted between each byte of data as shown in FIGURE 8.

Table 2. Programmable Configuration Data

Data	Transmission Sequence	Bit	Description
Default Chip Address	1st Byte	ADDR6 ~ ADDR0	Default Chip Address BIT6 ~ BIT0
		WRITE	0 = WRITE ENABLE
VendorID (Upper Byte)	2nd Byte	VID15 ~ VID8	VendorID BIT15 ~ BIT8
VendorID (Lower Byte)	3rd Byte	VID7 ~ VID0	VendorID BIT7 ~ BIT0
ProductID (Upper Byte)	4th Byte	PID15 ~ PID8	ProductID BIT15 ~ BIT8
ProductID (Lower Byte)	5th Byte	PID7 ~ PID0	ProductID BIT7 ~ BIT0
Configuration	6th Byte	X	BIT7: Don't Care
		X	BIT6: Don't Care
		SPWR	BIT5: 1 = Self-powered Mode BIT5 : 0 = Bus-powered Mode
		NumPORT	BIT4 :1 = 5 Downstream Ports BIT4 : 0 = 4 Downstream Ports
		GANG	BIT3 :1 = Ganged control BIT3 : 0 = Individual control
		DEB2 ~ DEB0	Debounce Select BIT2 ~ BIT0 These three bits are used to adjust the time interval to confirm the over-current condition : (time base is 1ms) 000 = 0ms, 001 = 1ms, 010 = 2ms, 011 =3ms, 100 = 4ms, 101 = 5ms, 110 = 6ms, 111 = 7ms; Default setting is 3ms (011)

ADDR6 ~ ADDR0	WRITE	ACK	VID15 ~ VID8	ACK	VID7 ~ VID0	ACK	PID15 ~ PID8	ACK	PID7 ~ PID0	ACK	X	X	SPWR	Num-PORT	GANG	DEB2 ~ DEB0	ACK
---------------	-------	-----	--------------	-----	-------------	-----	--------------	-----	-------------	-----	---	---	------	----------	------	-------------	-----

Figure 8. MC141556 Configuration Programming

The Hub Controller supports the following standard USB descriptors and one Hub specific descriptor.

Table3. Device Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	12h	No. of bytes in this descriptor = 18
1	bDescriptorType	1	01h	Device descriptor type
2	bcdUSB	2	0100h	USB Spec. Release Number = Rev 1.00
4	bDeviceClass	1	09h	Class code
5	bDeviceSubClass	1	00h	Subclass code
6	bDeviceProtocol	1	00h	Protocol code
7	wMaxPacketSize0	1	08h	Max. packet size for Endpoint 0 = 8
8	idVendor	2	1063h	Vendor ID = Freescale Corporation (assigned by USB)
10	idProduct	2	1556h	Product ID = MC141556
12	bcdDevice	2	0100h	Device Release No. = 1.00
14	iManufacturer	1	00h	Manufacturer string descriptor = Open
15	iProduct	1	00h	Product string descriptor = Open
16	iSerialNumber	1	00h	Serial Number string = Open
17	bNumConfigurations	1	01h	No. of possible configurations = 1

Table 4. Configuration Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	09h	No. of bytes in this descriptor = 9
1	bDescriptorType	1	02h	Configuration descriptor type
2	wTotalLength	2	0019h	Total length of data returned for this configuration. Includes configuration, interface, endpoint, and class specific descriptors
4	bNumInterfaces	1	01h	No. of interfaces supported in this configuration = 1
5	bConfigurationValue	1	01h	Value to use as an argument to select this configuration =1
6	iConfiguration	1	00h	Index of string descriptor describing this configuration
7	bmAttributes	1	60h/A0h	Configuration characteristics 60h: SelfPowered, RemoteWakeup A0h: BusPowered, RemoteWakeup
8	MaxPower	1	01/FAh	Maximum power consumption of USB device from the bus: 01h: 2mA when self-powered FAh: 500mA when bus-powered

Table 5. Interface Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	09h	No. of bytes in this descriptor = 9
1	bDescriptorType	1	04h	Interface descriptor type
2	bInterfaceNumber	1	00h	No. of Interface = 0
3	bAlternateSetting	1	00h	Alternate setting value for the interface identified in the prior field = 0
4	bNumEndpoints	1	01h	No. of endpoints used by this interface = 1
5	bInterfaceClass	1	09h	Class code = 09 (assigned by USB)
6	bInterfaceSubClass	1	00h	SubClass code = 01 (assigned by USB)
7	bInterfaceProtocol	1	00h	Protocol code = 00 (assigned by USB)
8	iInterface	1	00h	Index of string descriptor describing this interface = 0

Table 6. Endpoint Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	07h	No. of bytes in this descriptor = 7
1	bDescriptorType	1	05h	Endpoint descriptor type
2	bEndpointAddress	1	81h	Endpoint No. = 1, IN endpoint
3	bmAttributes	1	03h	Endpoint attributes = b00000011, Transfer type = Interrupt
4	wMaxPacketSize	2	0001h	Max. packet size this endpoint is capable of sending = 1 byte
6	bInterval	1	FFh	Interval for polling endpoint for data transfer = 255 ms

Table 7. Hub Descriptor

Offset	Field	Size	Value	Description
0	bLength	1	09h	No. of bytes in this descriptor = 9
1	bDescriptorType	1	29h	Hub descriptor type
2	bNbrPorts	1	04h/05h	No. of downstream ports
3	wHubCharacteristics	2	0000h / 0004h/ 0009h/ 000Dh	Hub's characteristics Power Switching Mode: BIT1..BIT0 = 00: Ganged Power Switching BIT1..BIT0 = 01: Individual Port Power Switching Compound Device: BIT2=0: Not Compound Device BIT2=1: Compound Device Overcurrent Protection Mode: BIT4..BIT3=00: Global Overcurrent Protection BIT4..BIT3=01: Individual Port Overcurrent Protection
5	bPwrOn2PwrGood	1	32h	Time from the power on to power good = 100 ms
6	bHubContrCurrent	1	64h	Maximum current requirements of the Hub controller electronics 64h: 100 mA

Offset	Field	Size	Value	Description
7	DeviceRemovable	1	00h/20h	00h: Indicate all the ports connected to this Hub are removable. 02h: Indicate Port5 is dedicated to internal use and permanent attached.
8	PortPwrCtrlMask	1	3Eh/ 1Eh/ 00h	Indicates all the ports connected to this Hub are not affected by a Ganged-mode power request, Ports always require SetPortFeature (PORT_POWER) to control the port's power state. 3Eh: 5 downstream ports are individual-controlled 1Eh: 4 downstream ports are individual-controlled 00h: all downstream ports are ganged-controlled

STATUS CHANGE REGISTER

The additional endpoint 1 of the Hub Controller supports interrupt transfer which reports the Hub and Port Status Change Register, as shown in following table. This register contains only one byte.

Table 8. Status Change Register

Bit	Function	Value	Description
0	Hub status change	0	No status change in Hub
		1	Hub status change detected
1	Port 1 status change	0	No status change in Port 1
		1	Port 1 status change detected
2	Port 2 status change	0	No status change in Port 2
		1	Port 2 status change detected
3	Port 3 status change	0	No status change in Port 3
		1	Port 3 status change detected
4	Port 4 status change	0	No status change in Port 4
		1	Port 4 status change detected
5	Port 5 status change	0	No status change in Port 5
		1	Port 5 status change detected
6-7	Reserved	00	Default values

REQUEST

The Hub Controller will respond to the HOST Request through the endpoint 0 pipe in the way as illustrated in following tables. If the Hub responses with STALL packet, it means the request is not supported.

Table 9 Standard Requests


bmRequestType	bRequest	wValue	wIndex	wLength	Data/Handshake
0000000b (device)	01h Clear_Feature	0001h	0000h	0000h	None/Ack Disable remote wakeup feature
0000001b (interface)		xxxxh	xxxxh	xxxxh	STALL
0000010b (endpoint)		0000h	0000h (e.p. 0) 0081h (e.p. 1)	0000h	None/Ack Clear Endpoint Stall condition
1000000b	08h Get_Configuration	0000h	0000h	0001h	ConfigurationValue
1000000b	06h Get_Descriptor	0100h 0200h 0400h 0500h	0000h	0012h 0019h xxxx xxxx	Device Descriptor Configuration Descriptor STALL STALL
1000001b	0Ah Get_Interface	0000h	0001h	0001h	00h
1000000b (device)	00h Get_Status	0000h	0000h	0002h	current Remote Wakeup/ Powered status
1000001b (interface)			xxxxh		0000h
1000010b (endpoint)			0000h 0081h		0001h = STALLED 0000h = not STALLED
0000000b	05h Set_Address	Device address	0000h	0000h	None/Ack
0000000b	09h Set_Configuration	0000h/ 0001h	0000h	0000h	None/Ack
0000000b	07h Set_Descriptor	xxxxh	xxxxh	xxxxh	xxxx/STALL
0000000b (device)	03h Set_Feature	0001h	0000h	0000h	None/Ack Enable remote wakeup feature
0000001b (interface)		xxxxh	xxxxh	xxxxh	None/STALL
0000010b (endpoint)		0000h	0000h (e.p. 0) 0081h (e.p. 1)	0000h	None/ACK Set Endpoint STALL condition
0000001b	0Bh Set_Interface	0000h	0000h	0000h	None/Ack
1000010b	0Ch Synch_Frame	xxxxh	xxxxh	xxxxh	STALL



Table 10. Hub Class-specific Request

bmRequestType	bRequest	wValue	wIndex	wLength	Data/Handshake
00100000b ClearHubFeature C_HubLocalPower C_HubOverCurrent	01h Clear_Feature	Feature Selector 0000h 0001h	0000h	0000h	None/Ack
00100011b ClearPortFeature Port_Connection Port_Enable Port_Suspend Port_Over_Current Port_Reset Port_Power Port_Low_Speed C_Port_Connection C_Port_Enable C_Port_Suspend C_PortOverCurrent C_Port_Reset	01h Clear_Feature	Feature Selector 0000h 0001h 0002h 0003h 0004h 0008h 0009h 0010h 0011h 0012h 0013h 0014h	0001h ~ 0005h	0000h	None/Ack STALL STALL STALL STALL
10100011b GetBusState	02h Get_State	0000h	0001h ~ 0005h	0001h	Bus State per Port
10100000b GetHubDescriptor	06h Get_Descriptor	0000h	0000h	0009h	Hub Descriptor
10100000b GetHubStatus	00h Get_Status	0000h	0000h	0004h	00000000000000OPb, 00000000000000opb O: Over Current indicator P: Local Power status o: C_Hub_Over_Current p: C_Hub_Local_Power
10100011b GetPortStatus	00h Get_Status	0000h	0001h ~ 0005h	0004h	000000LP000ROSECb, 000000000000rosecb L: Port_Low_Speed P: Port_Power R: Port_Reset O: Port_Over_Current S: Port_Suspend E: Port_Enable C: Port_Connection r: C_Port_Reset o: C_Port_Over_Current s: C_Port_Suspend e: C_Port_Enable c: C_Port_Connection

bmRequestType	bRequest	wValue	wIndex	wLength	Data/Handshake
00100000b SetHubDescriptor	07h Set_Descriptor	xxxxh	xxxxh	xxxxh	STALL
00100000b SetHubFeature C_HubLocalPower C_HubOverCurrent	03h Set_Feature	Feature Selector 0000h 0001h	0000h	0000h	STALL STALL STALL
00100011b SetPortFeature Port_Connection Port_Enable Port_Suspend Port_Over_Current Port_Reset Port_Power Port_Low_Speed C_Port_Connection C_Port_Enable C_Port_Suspend C_PortOverCurrent C_Port_Reset	03h Set_Feature	Feature Selector 0000h 0001h 0002h 0003h 0004h 0008h 0009h 0010h 0011h 0012h 0013h 0014h	0001h ~ 0005h	0000h	None/Ack STALL STALL STALL STALL STALL STALL STALL STALL STALL STALL

APPLICATION DIAGRAM (non-IIC Mode, Bus-powered, Individual power control)







Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



APPLICATION DIAGRAM (IIC Mode, Self-powered)

Freescale Semiconductor, Inc.





DP0 (upstream device)

