

*Addendum to*  
**MC68HC05P9**  
**HCMOS Microcontroller Unit**  
**Technical Data**

This addendum provides additions and corrections to the *MC68HC05P9 Technical Data*, Rev. 0 (Freescale document number MC68HC05P9/D).

1. Page 1-1, section **1.1 Features** — Change the third bulleted item as follows:

From:

- 2112 Bytes of User ROM including 16 User Vector Locations

To:

- 2104 Bytes of User ROM including 8 User Vector Locations

2. Page 2-7, section **2.6.3 Port C and Analog-to-Digital Converter** — Replace the second paragraph with the following:

From:

When the A/D converter is enabled, PC7 becomes  $V_{RH}$ , and PC6–PC3 become AN3–AN0 (analog inputs 3–0). The values of CH1 and CH0 in the A/D status and control register (ADSCR) select one of the four pins as the input to the A/D converter. When the A/D converter is enabled, a digital read of port C gives a logical zero from the selected analog input pin. A digital read of port C's remaining pins gives their correct digital values.  $V_{RH}$  is the positive (high) reference voltage for the A/D converter.  $V_{SS}$  is the negative (low) reference voltage. A reset turns off the A/D converter and configures port C as a general-purpose I/O port. (Refer to **SECTION 8 ANALOG-TO-DIGITAL CONVERTER.**)

To:

When the A/D converter is enabled, PC7 becomes  $V_{RH}$ , and PC6–PC3 become AN3–AN0 (analog inputs 3–0). The values of CH1 and CH0 in the A/D status and control register (ADSCR) select one of the four pins as the input to the A/D converter.

Unused analog inputs can be used as digital inputs, but no analog input can be used as a digital output while the ADC is on. Only pins PC0–PC2 can be used as digital outputs when the ADC is on.

When the A/D converter is enabled, a digital read of port C gives a logical zero from the selected analog input pin. A digital read of the remaining port C pins gives their correct digital values.

$V_{RH}$  is the positive (high) reference voltage for the A/D converter.  $V_{SS}$  is the negative (low) reference voltage. A reset turns off the A/D converter and configures port C as a general-purpose I/O port. (Refer to **SECTION 8 ANALOG-TO-DIGITAL CONVERTER.**)



Table 3-13. Opcode Map

Read-Modify-Write				Control				Register/Memory							
INH	IX1	IX	INH	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	MSB	LSB		
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
					NEG <sup>3</sup> INH <sup>2</sup>	NEG <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	NEG <sup>5</sup> IX <sup>1</sup>	RTI <sup>9</sup> INH <sup>1</sup>		SUB <sup>2</sup> IMM <sup>2</sup>	SUB <sup>3</sup> DIR <sup>3</sup>	SUB <sup>4</sup> EXT <sup>3</sup>	SUB <sup>5</sup> IX <sup>2</sup>	SUB <sup>4</sup> IX <sup>1</sup>	SUB <sup>3</sup> IX <sup>0</sup>
								RTS <sup>6</sup> INH <sup>1</sup>		CMP <sup>2</sup> IMM <sup>2</sup>	CMP <sup>3</sup> DIR <sup>3</sup>	CMP <sup>4</sup> EXT <sup>3</sup>	CMP <sup>5</sup> IX <sup>2</sup>	CMP <sup>4</sup> IX <sup>1</sup>	CMP <sup>3</sup> IX <sup>0</sup>
										SBC <sup>2</sup> IMM <sup>2</sup>	SBC <sup>3</sup> DIR <sup>3</sup>	SBC <sup>4</sup> EXT <sup>3</sup>	SBC <sup>5</sup> IX <sup>2</sup>	SBC <sup>4</sup> IX <sup>1</sup>	SBC <sup>3</sup> IX <sup>0</sup>
					COMX <sup>3</sup> INH <sup>2</sup>	COM <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	COM <sup>5</sup> IX <sup>1</sup>	SWI <sup>10</sup> INH <sup>1</sup>		CPX <sup>2</sup> IMM <sup>2</sup>	CPX <sup>3</sup> DIR <sup>3</sup>	CPX <sup>4</sup> EXT <sup>3</sup>	CPX <sup>5</sup> IX <sup>2</sup>	CPX <sup>4</sup> IX <sup>1</sup>	CPX <sup>3</sup> IX <sup>0</sup>
					LSRX <sup>3</sup> INH <sup>2</sup>	LSR <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	LSR <sup>5</sup> IX <sup>1</sup>			AND <sup>2</sup> IMM <sup>2</sup>	AND <sup>3</sup> DIR <sup>3</sup>	AND <sup>4</sup> EXT <sup>3</sup>	AND <sup>5</sup> IX <sup>2</sup>	AND <sup>4</sup> IX <sup>1</sup>	AND <sup>3</sup> IX <sup>0</sup>
					RORX <sup>3</sup> INH <sup>2</sup>	ROR <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	ROR <sup>5</sup> IX <sup>1</sup>			BIT <sup>2</sup> IMM <sup>2</sup>	BIT <sup>3</sup> DIR <sup>3</sup>	BIT <sup>4</sup> EXT <sup>3</sup>	BIT <sup>5</sup> IX <sup>2</sup>	BIT <sup>4</sup> IX <sup>1</sup>	BIT <sup>3</sup> IX <sup>0</sup>
					ASRX <sup>3</sup> INH <sup>2</sup>	ASR <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	ASR <sup>5</sup> IX <sup>1</sup>		TAX <sup>2</sup> INH <sup>1</sup>	LDA <sup>2</sup> IMM <sup>2</sup>	LDA <sup>3</sup> DIR <sup>3</sup>	LDA <sup>4</sup> EXT <sup>3</sup>	LDA <sup>5</sup> IX <sup>2</sup>	LDA <sup>4</sup> IX <sup>1</sup>	LDA <sup>3</sup> IX <sup>0</sup>
					ASLX/LSX <sup>3</sup> INH <sup>2</sup>	ASL/LSL <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	ASL/LSL <sup>5</sup> IX <sup>1</sup>		CLC <sup>2</sup> INH <sup>1</sup>	EOR <sup>2</sup> IMM <sup>2</sup>	EOR <sup>3</sup> DIR <sup>3</sup>	EOR <sup>4</sup> EXT <sup>3</sup>	EOR <sup>5</sup> IX <sup>2</sup>	EOR <sup>4</sup> IX <sup>1</sup>	EOR <sup>3</sup> IX <sup>0</sup>
					ROLX <sup>3</sup> INH <sup>2</sup>	ROL <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	ROL <sup>5</sup> IX <sup>1</sup>		SEC <sup>2</sup> INH <sup>1</sup>	ADC <sup>2</sup> IMM <sup>2</sup>	ADC <sup>3</sup> DIR <sup>3</sup>	ADC <sup>4</sup> EXT <sup>3</sup>	ADC <sup>5</sup> IX <sup>2</sup>	ADC <sup>4</sup> IX <sup>1</sup>	ADC <sup>3</sup> IX <sup>0</sup>
					DECX <sup>3</sup> INH <sup>2</sup>	DEC <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	DEC <sup>5</sup> IX <sup>1</sup>		CLI <sup>2</sup> INH <sup>1</sup>	ORA <sup>2</sup> IMM <sup>2</sup>	ORA <sup>3</sup> DIR <sup>3</sup>	ORA <sup>4</sup> EXT <sup>3</sup>	ORA <sup>5</sup> IX <sup>2</sup>	ORA <sup>4</sup> IX <sup>1</sup>	ORA <sup>3</sup> IX <sup>0</sup>
					INCX <sup>3</sup> INH <sup>2</sup>	INC <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	INC <sup>5</sup> IX <sup>1</sup>		SEI <sup>2</sup> INH <sup>1</sup>	ADD <sup>2</sup> IMM <sup>2</sup>	ADD <sup>3</sup> DIR <sup>3</sup>	ADD <sup>4</sup> EXT <sup>3</sup>	ADD <sup>5</sup> IX <sup>2</sup>	ADD <sup>4</sup> IX <sup>1</sup>	ADD <sup>3</sup> IX <sup>0</sup>
					TSTX <sup>3</sup> INH <sup>2</sup>	TST <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	TST <sup>5</sup> IX <sup>1</sup>		RSP <sup>2</sup> INH <sup>1</sup>	JMP <sup>2</sup> IMM <sup>2</sup>	JMP <sup>3</sup> DIR <sup>3</sup>	JMP <sup>4</sup> EXT <sup>3</sup>	JMP <sup>5</sup> IX <sup>2</sup>	JMP <sup>4</sup> IX <sup>1</sup>	JMP <sup>3</sup> IX <sup>0</sup>
								STOP <sup>2</sup> INH <sup>1</sup>	NOP <sup>2</sup> INH <sup>1</sup>	BSR <sup>2</sup> REL <sup>2</sup>	JSR <sup>5</sup> DIR <sup>3</sup>	JSR <sup>6</sup> EXT <sup>3</sup>	JSR <sup>7</sup> IX <sup>2</sup>	JSR <sup>6</sup> IX <sup>1</sup>	JSR <sup>5</sup> IX <sup>0</sup>
										LDX <sup>2</sup> IMM <sup>2</sup>	LDX <sup>3</sup> DIR <sup>3</sup>	LDX <sup>4</sup> EXT <sup>3</sup>	LDX <sup>5</sup> IX <sup>2</sup>	LDX <sup>4</sup> IX <sup>1</sup>	LDX <sup>3</sup> IX <sup>0</sup>
					CLR <sup>3</sup> INH <sup>2</sup>	CLR <sup>6</sup> IX <sup>1</sup> <sub>1</sub>	CLR <sup>5</sup> IX <sup>1</sup>	WAIT <sup>2</sup> INH <sup>1</sup>	TXA <sup>2</sup> INH <sup>1</sup>	STX <sup>2</sup> IMM <sup>2</sup>	STX <sup>3</sup> DIR <sup>3</sup>	STX <sup>4</sup> EXT <sup>3</sup>	STX <sup>5</sup> IX <sup>2</sup>	STX <sup>4</sup> IX <sup>1</sup>	STX <sup>3</sup> IX <sup>0</sup>

LSB of Opcode in Hexadecimal

MSB	0	MSB of Opcode in Hexadecimal
LSB	0	Number of Cycles BRSET0 Opcode Mnemonic Number of Bytes/Addressing Mode

4. Page 4-1, section **4.1 Resets** — Change the rst bulleted item in the second paragraph as follows:

From:

- All implemented data direction register bits are cleared to logical zero, so the corresponding I/O pins become high-impedance inputs.

To:

- All implemented data direction register bits are cleared to logical zero, so the corresponding I/O pins become high-impedance inputs. (When an external reset or power-on reset occurs, I/O port pins become high-impedance inputs even if the system clock is absent.)

5. Page 4-2, section **4.1.3 Computer Operating Properly (COP) Watchdog Reset** — In the fourth sentence in the rst paragraph, change the 64 ms to 65.5 ms as follows:

From:

The COP system is implemented with an 18-stage ripple counter that provides a timeout period of 64 ms at an internal clock rate of 2 MHz.

To:

The COP system is implemented with an 18-stage ripple counter that provides a timeout period of 65.5 ms at an internal clock rate of 2 MHz.

6. Page 4-2, section **4.1.3 Computer Operating Properly (COP) Watchdog Reset**  
 — Replace the second paragraph as follows:

From:

The write-only COP register is used to prevent a COP timer reset. This location contains user-defined ROM data. Figure 4-1 shows the COP register.

To:

The write-only COP register is used to prevent a COP timer reset. This location contains user-defined ROM data. Figure 4-1 shows the COP register.

Use the following formula to calculate the COP timeout period:


$$\text{COP Timeout Period} = \frac{131,072}{f_{\text{BUS}}}$$

where

$$f_{\text{BUS}} = \frac{\text{crystal frequency}}{2}$$

7. Page 5-2, **Figure 5-1. Memory Map** — Change the USER VECTORS portion at the bottom of the map as follows:


From:



‡WRITING 0 TO BIT 0 OF \$1FF0 CLEARS COP TIMER. READING \$1FF0 RETURNS USER ROM DATA.

**Figure 5-1. Memory Map**

To:



To:

On-chip user ROM includes 48 bytes at addresses \$0020–\$004F, 2048 bytes at \$0100–\$08FF, and 8 bytes at \$1FF8–\$1FFF that contain user-defined vectors for servicing interrupts and resets.

9. Page 7-3, section **7.2 SIO Pin Descriptions** — Add the following note after the last paragraph:

**NOTE**

Enabling and then disabling the SIO pin configures data direction register B for SIO operation and can also change the port B data register. After disabling the SIO pin, initialize data direction register B and the port B data register as your application requires.

10. Page 7-4, section **7.2.3 SIO Data Output** — Change the paragraph as follows:

From:

The SDO pin becomes a serial output and goes to a logical one as soon as the SIO pin is enabled. Between transfers, the state of the SDO pin reflects the value of the last bit received on the previous transmission. SDO cannot be used as a standard output while the SIO pin is enabled, because it is coupled to the last stage of the serial shift register. On the first falling edge of SCK, the first data bit to be shifted out is presented to the SDO pin.

To:

Enabling the SIO pin configures the SDO pin as an output. The state of the SDO pin:

- Is logic one if the SIO pin has not been used since the last reset

11. Page 8-1, section **8.1 ADC Operation** — Change the second paragraph as follows:

From:

A multiplexer selects one of four analog input channels (AN3, AN2, AN1, or AN0) for sampling. A comparator successively compares the output of an internal D/A converter to the sampled analog input. Control logic changes the D/A converter input one bit at a time, starting with the MSB, until the D/A converter output matches the sampled analog input. The conversion is monotonic and has no missing codes.

To:

A multiplexer selects one of four analog input channels (AN0, AN1, AN2, or AN3) for sampling. The conversion takes 32 cycles. The first 12 cycles sample the voltage on the selected input pin by charging an internal capacitor. In the last 20 cycles, a comparator successively compares the output of an internal D/A converter to the sampled analog input. Control logic changes the D/A converter input one bit at a time, starting with the MSB, until the D/A converter output matches the sampled analog input. The conversion is monotonic and has no missing codes. At the end of the conversion, the conversion complete flag (CC) becomes set, and the CPU takes 2 cycles to move the result to the ADC data register (ADDR).

12. Page 8-2, section **8.2 A/D Status and Control Register (ADSCR)** — Change the CCF bit description as follows:

From:

CCF — Conversion Complete Flag

This read-only bit is automatically set when an analog-to-digital conversion is complete, and a new result can be read from the A/D data register. CCF



13. Page 10-7, **Table 10-5. A/D Converter Characteristics** — Change the **Max** column in the second row of Table 10-5 as follows:

From:

**Table 10-5. A/D Converter Characteristics**

Characteristic	Min	Max	Unit
Absolute Accuracy ( $4.0 > V_{RH} > V_{DD}$ ) (refer to NOTE 1)	—	$\pm 1-1/2$	LSB


To:

**Table 10-5. A/D Converter Characteristics**

Characteristic	Min	Max	Unit
Absolute Accuracy ( $4.0 > V_{RH} > V_{DD}$ ) (refer to NOTE 1)	—	$\pm 1.5$	LSB

14. Page 10-8, **Figure 10-6. TCAP Timing** — Change the  $t_{TLTL}$  parameter to  $t_{LIL}$  as follows:

From:



**Figure 10-6. TCAP Timing**

15. Page 10-12, **Table 10-8. SIOP Timing ( $V_{DD} = 5.0$  Vdc)** — Change the first row as follows:

From:

**Table 10-8. SIOP Timing ( $V_{DD} = 5.0$  Vdc)**

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master Slave	$f_{SIOP(M)}$ $f_{SIOP(S)}$	0.25 dc	0.25 525	$f_{OP}$ kHz

To:

**Table 10-8. SIOP Timing ( $V_{DD} = 5.0$  Vdc)**

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master Slave	$f_{SIOP(M)}$ $f_{SIOP(S)}$	$f_{OSC}/64$ dc	$f_{OSC}/8$ 525	MHz kHz

Change NOTE 1 at the bottom of the table as follows:

From:

1.  $f_{OP} = f_{OSC} \div 2 = 2.1$  MHz maximum;  $t_{CYC} = 1 \div f_{OP}$

To:

1.  $f_{OSC}$  = crystal frequency;  $f_{OP} = f_{OSC} \div 2$ ;  $t_{CYC} = 1 \div f_{OP}$  (See Table 10-6. Control Timing ( $V_{DD} = 5.0$  Vdc).)

Delete NOTE 2 at the bottom of the table.

16. Page 10-13, **Table 10-9. SIOP Timing ( $V_{DD} = 3.3$  Vdc)** — Change the first row as follows:

From:

**Table 10-9. SIOP Timing ( $V_{DD} = 3.3$  Vdc)**

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master Slave	$f_{SIOP(M)}$ $f_{SIOP(S)}$	0.25 dc	0.25 250	$f_{OP}$ kHz

To:

**Table 10-9. SIOP Timing ( $V_{DD} = 3.3$  Vdc)**

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master Slave	$f_{SIOP(M)}$ $f_{SIOP(S)}$	$f_{OSC}/64$ dc	$f_{OSC}/8$ 250	MHz kHz

Change the note at the bottom of the table as follows:

From:

NOTE:  $f_{OP} = 1.0$  MHz maximum

To:

NOTE:  $f_{OSC}$  = crystal frequency;  $f_{OP} = f_{OSC} \div 2$ ;  $t_{CYC} = 1 \div f_{OP}$  (See Table 10-7. Control Timing ( $V_{DD} = 3.3$  Vdc).)

**Home Page:**

[www.freescale.com](http://www.freescale.com)

**email:**

[support@freescale.com](mailto:support@freescale.com)

**USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
(800) 521-6274  
480-768-2130

[support@freescale.com](mailto:support@freescale.com)

**Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)

[support@freescale.com](mailto:support@freescale.com)

**Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064, Japan  
0120 191014  
+81 2666 8080

[support.japan@freescale.com](mailto:support.japan@freescale.com)

**Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate,  
Tai Po, N.T., Hong Kong  
+800 2666 8080

[support.asia@freescale.com](mailto:support.asia@freescale.com)

**For Literature Requests Only:**

Freescale Semiconductor  
Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
(800) 441-2447  
303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

