

TECHNICAL DATA

M68HC11 KA Series

Technical Summary

8-Bit Microcontroller

The MC68HC11KA4 family of microcontrollers are enhanced derivatives of the MC68HC11F1 and, as shown in the block diagram, include many additional features. The MC68HC11KA0, MC68HC11KA1, MC68HC11KA3, MC68HC11KA4, MC68HC711KA4, MC68HC711KA2, and MC68HC711KA2 comprise the family. These MCUs, with a nonmultiplexed expanded bus, are characterized by high speed and low power consumption. The fully static design allows operation at frequencies from 4 MHz to dc.

This technical summary contains information concerning standard, custom-ROM, and extended-voltage devices. Standard devices are those with disabled ROM (MC68HC11KA1), disabled EEPROM (MC68HC11KA0), and EPROM replacing ROM (MC68HC711KA4). The MC68HC11KA2 and MC68HC711KA2 contain 32 Kbytes of ROM/EPROM instead of 24 Kbytes. Custom-ROM devices have a ROM array that is programmed at the factory to customer specifications. Extended-voltage devices are guaranteed to operate over a much greater voltage range (3.0 Vdc to 5.5 Vdc) at lower frequencies than the standard devices. Refer to the ordering information on the following pages.

In this summary, ROM/EPROM refers to ROM for ROM-based devices and refers to EPROM for EPROM-based devices.

Features

- M68HC11 Central Processing Unit (CPU)
- · Power Saving STOP and WAIT Modes
- 768 Bytes RAM in MC68HC11KA4, 1024 Bytes RAM in MC68HC11KA2 (Saved During Standby)
- 640 Bytes Electrically Erasable Programmable ROM (EEPROM)
- 24 Kbytes ROM/EPROM, 32 Kbytes ROM/EPROM in MC68HC11KA2
- PROG Mode Allows Use of Standard EPROM Programmer (27256 Footprint)
- · Nonmultiplexed Address and Data Buses
- Enhanced 16-Bit Timer with Four-Stage Programmable Prescaler
 - Three Input Capture (IC) Channels
 - Four Output Compare (OC) Channels
 - One Additional Channel, Selectable as Fourth IC or Fifth OC
- 8-Bit Pulse Accumulator
- Four 8-Bit or Two 16-Bit Pulse-Width Modulation (PWM) Timer Channels
- Real-Time Interrupt Circuit
- Computer Operating Properly (COP) Watchdog
- Enhanced Asynchronous Nonreturn to Zero (NRZ) Serial Communications Interface (SCI)
- · Enhanced Synchronous Serial Peripheral Interface (SPI)
- Eight-Channel 8-Bit Analog-to-Digital (A/D) Converter (Four Channels on 64-Pin Version)
- Seven Bidirectional Input/Output (I/O) Ports (43 Pins)
- One Fixed Input-Only Port (8 Pins, 4 Pins on 64-Pin Version)
- Available in 68-Pin Plastic Leaded Chip Carrier (Custom ROM/OTPROM), 68-Pin Windowed
 Ceramic Leaded Chip Carrier (EPROM), or 64-Pin Quad Flat Pack (Custom ROM/OTPROM)



Standard Device Ordering Information (1 of 3)

Package	Temperature	CONFIG	Description	Frequency	MC Order Number
68-Pin Plastic	- 40° to + 85° C	\$DF	BUFFALO ROM	4 MHz	MC68HC11KA4BCFN4
Leaded Chip	- 40° to + 85° C	\$DD	No ROM	2 MHz	MC68HC11KA1CFN2
Carrier				3 MHz	MC68HC11KA1CFN3
				4 MHz	MC68HC11KA1CFN4
į.	-40° to + 105° C	\$DD	No ROM	2 MHz	MC68HC11KA1VFN2
			•	3 MHz	MC68HC11KA1VFN3
				4 MHz	MC68HC11KA1VFN4
	- 40° to + 125° C	\$DD	No ROM	2 MHz	MC68HC11KA1MFN2
				3 MHz	MC68HC11KA1MFN3
				4 MHz	MC68HC11KA1MFN4
	- 40° to + 85° C	\$DC	No ROM, No EEPROM	2 MHz	MC68HC11KA0CFN2
				3 MHz	MC68HC11KA0CFN3
				4 MHz	MC68HC11KA0CFN4
	- 40° to + 105° C	\$DC	No ROM, No EEPROM	2 MHz	MC68HC11KA0VFN2
				3 MHz	MC68HC11KA0VFN3
				4 MHz	MC68HC11KA0VFN4
	-40° to + 125° C	\$DC	No ROM, No EEPROM	2 MHz	MC68HC11KA0MFN2
				3 MHz	MC68HC11KA0MFN3
				4 MHz	MC68HC11KA0MFN4
	- 40° to + 85° C	\$DF	24 Kbytes OTPROM	2 MHz	MC68HC711KA4CFN2
			•	3 MHz	MC68HC711KA4CFN3
				4 MHz	MC68HC711KA4CFN4
	-40° to +105° C	\$DF	24 Kbytes OTPROM	2 MHz	MC68HC711KA4VFN2
				3 MHz	MC68HC711KA4VFN3
				4 MHz	MC68HC711KA4VFN4
,	- 40° to + 125° C	\$DF	24 Kbytes OTPROM	2 MHz	MC68HC711KA4MFN2
			,	3 MHz	MC68HC711KA4MFN3
				4 MHz	MC68HC711KA4MFN4
	- 40° to + 85° C	\$DF	32 Kbytes OTPROM	2 MHz	MC68HC711KA2CFN2
			9	3 MHz	MC68HC711KA2CFN3
				4 MHz	MC68HC711KA2CFN4
	- 40° to + 105° C	\$DF	32 Kbytes OTPROM	2 MHz	MC68HC711KA2VFN2
]				3 MHz	MC68HC711KA2VFN3
				4 MHz	MC68HC711KA2VFN4
	- 40° to + 125° C	\$DF	32 Kbytes OTPROM	2 MHz	MC68HC711KA2MFN2
			[3 MHz	MC68HC711KA2MFN3
				4 MHz	MC68HC711KA2MFN4



Standard Device Ordering Information (2 of 3)

Package	Temperature	CONFIG	Description	Frequency	MC Order Number
64-Pin Quad	- 40° to + 85° C	\$DF	BUFFALO ROM	4 MHz	MC68HC11KA4BCFU4
Flat Pack	- 40° to + 85° C	\$DF	24 Kbytes OTPROM	2 MHz	MC68HC711KA4CFU2
	ļ			3 MHz	MC68HC711KA4CFU3
				4 MHz	MC68HC711KA4CFU4
	-40° to + 105° C	\$DF	24 Kbytes OTPROM	2 MHz	MC68HC711KA4VFU2
				3 MHz	MC68HC711KA4VFU3
				4 MHz	MC68HC711KA4VFU4
	- 40° to + 125° C	\$DF	24 Kbytes OTPROM	2 MHz	MC68HC711KA4MFU2
				3 MHz	MC68HC711KA4MFU3
]		4 MHz	MC68HC711KA4MFU4
	- 40° to + 85° C	\$DF	32 Kbytes OTPROM	2 MHz	MC68HC711KA2CFU2
				3 MHz	MC68HC711KA2CFU3
				4 MHz	MC68HC711KA2CFU4
	-40° to + 105° C	\$DF	32 Kbytes OTPROM	2 MHz	MC68HC711KA2VFU2
				3 MHz	MC68HC711KA2VFU3
				4 MHz	MC68HC711KA2VFU4
	- 40° to + 125° C	\$DF	32 Kbytes OTPROM	2 MHz	MC68HC711KA2MFU2
		. [·	3 MHz	MC68HC711KA2MFU3
				4 MHz	MC68HC711KA2MFU4
	-40° to +85° C	\$DD	No ROM	2 MHz	MC68HC11KA1CFU2
				3 MHz	MC68HC11KA1CFU3
				4 MHz	MC68HC11KA1CFU4
	- 40° to + 105° C	\$DD	No ROM	2 MHz	MC68HC11KA1VFU2
				3 MHz	MC68HC11KA1VFU3
		,		4 MHz	MC68HC11KA1VFU4
	- 40° to + 85° C	\$DC	No ROM, No EEPROM	2 MHz	MC68HC11KA0CFU2
				3 MHz	MC68HC11KA0CFU3
				4 MHz	MC68HC11KA0CFU4
	- 40° to + 105° C	\$DC	No ROM, No EEPROM	2 MHz	MC68HC11KA0VFU2
				3 MHz	MC68HC11KA0VFU3
				4 MHz	MC68HC11KA0VFU4



Standard Device Ordering Information (3 of 3)

Package	Temperature	CONFIG	Description	Frequency	MC Order Number
68-Pin Cerquad	- 40° to + 85° C	\$DF	24 Kbytes EPROM	2 MHz	MC68HC711KA4CFS2
			•	3 MHz	MC68HC711KA4CFS3
				4 MHz	MC68HC711KA4CFS4
	- 40° to + 105° C	\$DF	24 Kbytes EPROM	2 MHz	MC68HC711KA4VFS2
				3 MHz	MC68HC711KA4VFS3
				4 MHz	MC68HC711KA4VFS4
	- 40° to + 125° C	\$DF	24 Kbytes EPROM	2 MHz	MC68HC711KA4MFS2
				3 MHz	MC68HC711KA4MFS3
				4 MHz	MC68HC711KA4MFS4
	- 40° to + 85° C	\$DF	32 Kbytes EPROM	2 MHz	MC68HC711KA2CFS2
·				3 MHz	MC68HC711KA2CFS3
			•	4 MHz	MC68HC711KA2CFS4
	-40° to + 105° C	\$DF	32 Kbytes EPROM	2 MHz	MC68HC711KA2VFS2
				3 MHz	MC68HC711KA2VFS3
				4 MHz	MC68HC711KA2VFS4
	- 40° to + 125° C	\$DF	32 Kbytes EPROM	2 MHz	MC68HC711KA2MFS2
				3 MHz	MC68HC711KA2MFS3
				4 MHz	MC68HC711KA2MFS4



Custom ROM Device Ordering Information (1 of 2)

Package	Temperature	Description	Frequency	MC Order Number
68-Pin Plastic	- 40° to + 85° C	24 Kbytes Custom ROM	2 MHz	MC68HC11KA4CFN2
Leaded Chip		•	3 MHz	MC68HC11KA4CFN3
Carrier			4 MHz	MC68HC11KA4CFN4
	- 40° to + 105° C	24 Kbytes Custom ROM	2 MHz	MC68HC11KA4VFN2
			3 MHz	MC68HC11KA4VFN3
			4 MHz	MC68HC11KA4VFN4
i	-40° to + 125° C	24 Kbytes Custom ROM	2 MHz	MC68HC11KA4MFN2
			3 MHz	MC68HC11KA4MFN3
			4 MHz	MC68HC11KA4MFN4
	- 40° to + 85° C	32 Kbytes Custom ROM	2 MHz	MC68HC11KA2CFN2
			3 MHz	MC68HC11KA2CFN3
			4 MHz	MC68HC11KA2CFN4
	-40° to + 105° C	32 Kbytes Custom ROM	2 MHz	MC68HC11KA2VFN2
			3 MHz	MC68HC11KA2VFN3
			4 MHz	MC68HC11KA2VFN4
	- 40° to + 125° C	32 Kbytes Custom ROM	2 MHz	MC68HC11KA2MFN2
* ;			3 MHz	MC68HC11KA2MFN3
			4 MHz	MC68HC11KA2MFN4
	- 40° to + 85° C	24 Kbytes Custom ROM,	2 MHz	MC68HC11KA3CFN2
		No EEPROM	3 MHz	MC68HC11KA3CFN3
			4 MHz	MC68HC11KA3CFN4
•	-40° to + 105° C	24 Kbytes Custom ROM,	2 MHz	MC68HC11KA3VFN2
		No EEPROM	3 MHz	MC68HC11KA3VFN3
ļ			4 MHz	MC68HC11KA3VFN4
	-40° to + 125° C	24 Kbytes Custom ROM,	2 MHz	MC68HC11KA3MFN2
		No EEPROM	3 MHz	MC68HC11KA3MFN3
			4 MHz	MC68HC11KA3MFN4



Custom ROM Device Ordering Information (2 of 2)

Package	Temperature	Description	Frequency	MC Order Number
64-Pin Quad	- 40° to + 85° C	24 Kbytes Custom ROM	2 MHz	MC68HC11KA4CFU2
Flat Pack			3 MHz	MC68HC11KA4CFU3
			4 MHz	MC68HC11KA4CFU4
	- 40° to + 105° C	24 Kbytes Custom ROM	2 MHz .	MC68HC11KA4VFU2
			3 MHz	MC68HC11KA4VFU3
	[4 MHz	MC68HC11KA4VFU4
	- 40° to + 85° C	32 Kbytes Custom ROM	2 MHz	MC68HC11KA2CFU2
			3 MHz	MC68HC11KA2CFU3
			4 MHz	MC68HC11KA2CFU4
	- 40° to + 105° C	32 Kbytes Custom ROM	2 MHz	MC68HC11KA2VFU2
	}		3 MHz	MC68HC11KA2VFU3
			4 MHz	MC68HC11KA2VFU4
	-40° to +85° C	24 Kbytes Custom ROM,	2 MHz	MC68HC11KA3CFU2
		No EEPROM	3 MHz	MC68HC11KA3CFU3
			4 MHz	MC68HC11KA3CFU4
	- 40° to + 105° C	24 Kbytes Custom ROM,	2 MHz	MC68HC11KA3VFU2
		No EEPROM	3 MHz	MC68HC11KA3VFU3
			4 MHz	MC68HC11KA3VFU4

Extended Voltage (3.0 Vdc to 5.5 Vdc) Device Ordering Information

Package	Temperature	Description	Frequency	MC Order Number	
68-Pin Plastic	- 20° to + 70° C	24 Kbytes Custom ROM	1 MHz	MC68L11KA4FN1	
Leaded Chip	·		3 MHz	MC68L11KA4FN3	
Carrier		32 Kbytes Custom ROM	1 MHz	MC68L11KA2FN1	
			3 MHz	MC68L11KA2FN3	
		No ROM	1 MHz	MC68L11KA1FN1	
			3 MHz	MC68L11KA1FN3	
		No ROM, No EEPROM	1 MHz	MC68L11KA0FN1	
			3 MHz	MC68L11KA0FN3	
		24 Kbytes Custom ROM,	1 MHz	MC68L11KA3FN1	
		No EEPROM	3 MHz	MC68L11KA3FN3	
64-Pin Quad	- 20° to + 70° C	- 20° to + 70° C	24 Kbytes Custom ROM	1 MHz	MC68L11KA4FU1
Flat Pack			3 MHz	MC68L11KA4FU3	
		32 Kbytes Custom ROM	1 MHz	MC68L11KA2FU1	
			3 MHz	MC68L11KA2FU3	
		No ROM	1 MHz	MC68L11KA1FU1	
			3 MHz	MC68L11KA1FU3	
		No ROM, No EEPROM	1 MHz	MC68L11KA0FU1	
			3 MHz	MC68L11KA0FU3	
		24 Kbytes Custom ROM,	1 MHz	MC68L11KA3FU1	
		No EEPROM	3 MHz	MC68L11KA3FU3	



Table of Contents

Features	
Register Index	8
Operating Modes and On-Chip Memory	13
Operating Modes	
On-Chip Memory	
Erasable Programmable Read-Only Memory	23
Electrically Erasable Programmable Read-Only Memory	26
Resets and Interrupts	29
Parallel Input/Output	34
Serial Communications Interface	42
Serial Peripheral Interface	
Analog-to-Digital Converter	54
Main Timer	59
Real-Time Interrupt	67
Pulse Accumulator	68
Pulse-Width Modulation Timer	71



Register Index


ADR 4:1	ADCTI	A/D Control/Status	\$0030	56
BPROT Block Protect \$00035 27 CFORC Timer Compare Force \$000B 20 33 4 CONFIG COP, ROM Mapping, EEPROM Enables \$003B 20 33 34 COPRST Arm/Reset COP Timer Circuitry \$003A 31 31 DDRA Data Direction Register for Port A \$00001 36 DDRB Data Direction Register for Port B \$00007 38 DDRC Data Direction Register for Port D \$0007 38 DDRF Data Direction Register for Port F \$0003 37 DDRG Data Direction Register for Port B \$007F 41 DDRH Data Direction Register for Port B \$0007F 41 DDRH Data Direction Register for Port B \$0007F 41 DDRH Data Direction Register for Port B \$0007F 40 EPROM Protect Port H \$0007F 41 EPROM Protect Port F \$0003 37 DDRT Analysite Port Port B \$00005 30<				
CFORC Timer Compare Force. \$000B 61 CONFIG COP, ROM Mapping, EEPROM Enables \$003F 20, 33, 34 COPRST Amm/Reset COP Timer Circuitry \$003A 31 DDRA Data Direction Register for Port A \$0001 36 DDRB Data Direction Register for Port B \$0002 37 DDRD Data Direction Register for Port C \$0007 38 DDRD Data Direction Register for Port D \$0009 39 DDRF Data Direction Register for Port F \$0003 37 DDRG Data Direction Register for Port B \$0007D 41 DDRH Data Direction Register for Port G \$007T 41 DDRH Data Direction Register for Port B \$0007T 40 EPROG EPROM Programming Control \$002B 23 IPRIO Highest Priority I-Bit Interrupt and Miscellaneous \$003C 19 31 INIT RAM and I/Register Mapping \$003D 19 31 INITZ EPROM Mapping \$003D		·	•	
CONFIG COP, ROM Mapping, EEPROM Enables \$003F 20, 33, 34 COPRST Arm/Reset COP Timer Circuitry \$003A 31 DDRA Data Direction Register for Port A \$0001 36 DDRB Data Direction Register for Port B \$0002 37 DDRC Data Direction Register for Port B \$00007 38 BDRD Data Direction Register for Port D \$00009 39 DDRF Data Direction Register for Port G \$0007F 41 DDRIG Data Direction Register for Port G \$007F 41 DDRIG Data Direction Register for Port G \$007F 41 DDRIG Data Direction Register for Port G \$0007F 41 DDRIG Data Direction Register for Port B \$0007F 41 DDRIG Data Direction Register for Port G \$0007F 41 DDRIG Data Direction Register for Port B \$0003 37 DCR PEROM Programming Control \$0002 8003C 19 INT Association Register for Port G \$003C				
COPRST Arm/Reset COP Timer Circuitry \$003A 31 DDRA Data Direction Register for Port A \$0001 36 DDRB Data Direction Register for Port B \$0002 37 DDRC Data Direction Register for Port C \$0007 38 DDRD Data Direction Register for Port D \$0009 39 DDRG Data Direction Register for Port F \$0003 37 DDRG Data Direction Register for Port G \$007F 41 DDRH Data Direction Register for Port H \$0007D 40 DDRH Data Direction Register for Port H \$0007D 40 DDRH Data Direction Register for Port H \$0007D 41 DDRH Data Direction Register for Port H \$0007D 41 DDRH Data Direction Register for Port G \$0007D 41 DDRH Data Direction Register for Port G \$0007T 41 DDRH Data Direction Register for Port G \$0007T 41 DDRH Data Data Cortice Frame \$0002 30		•	•	
DDRA Data Direction Register for Port B \$0001 36 DDRB Data Direction Register for Port B \$0002 37 DDRC Data Direction Register for Port C \$0007 38 DDRD Data Direction Register for Port D \$0009 39 DDRF Data Direction Register for Port F \$0003 37 DDRG Data Direction Register for Port G \$007F 41 DDRH Data Direction Register for Port H \$007D 40 EPROG EPROM Programming Control \$002B 23 HPRIO Highest Priority I-Bit Interrupt and Miscellaneous \$003C 19, 31 INIT RAM, and I/O Register Mapping \$003D 19 INIT2 EEPROM Mapping \$0037 27 OC1D Output Compare 1 Data \$0000 61 OC1M Output Compare 1 Mask \$000C 61 OC1D Output Compare 1 Mask \$000C 61 OC1D Output Compare 1 Mask \$000C 61 OC1D Output Compare 1 Mask <td></td> <td></td> <td></td> <td></td>				
DDRB				
DDRC				
DDRD				
DDRF				
DDRG Data Direction Register for Port G \$007F 41 DDRH Data Direction Register for Port H \$007D 40 EPROG EPROM Programming Control \$002B 23 HPRIO Highest Priority I-Bit Interrupt and Miscellaneous \$003C 19, 31 INIT RAM, and I/O Register Mapping \$003D 19 INIT2 EEPROM Mapping \$003D 27 OC1D Output Compare 1 Data \$000D 61 OC1M Output Compare 1 Mask \$000C 61 OPT2 System Configuration Options 2 \$003B 21, 35, 53 OPTION System Configuration Options \$0039 30, 57 PACNT Pulse Accumulator Counter \$0027 70 PACTI Pulse Accumulator Control \$0026 66, 70 PORTA Pot A Data \$0006 36 PORTB Pot A Data \$0006 38 PORTC Pot C Data \$0006 38 PORTE Pot F Data \$0006 38 <		-		
DDRH Data Direction Register for Port H \$007D 40 EPROG EPROM Programming Control \$002B 23 HPRIO Highest Priority I-Bit Interrupt and Miscellaneous \$003C 19, 31 INIT RAM, and I/O Register Mapping \$003D 19 INIT2 EEPROM Mapping \$0037 27 OC1D Output Compare 1 Data \$000D 61 CC1M Output Compare 1 Mask \$000C 61 OPT2 System Configuration Options 2 \$0038 21, 35, 53 OPTION System Configuration Options \$0039 30, 57 PACTL Pulse Accumulator Counter \$0027 70 PACTL Pulse Accumulator Counter \$0027 70 PORTA Port A Data \$0000 36 PORTB Port A Data \$0000 36 PORTB Port B Data \$0000 36 PORTC Port D Data \$0006 38 PORTE Port E Data \$0006 38 PORTF<		<u> </u>	·	
EPROG EPROM Programming Control \$002B 23 HPRIO Highest Priority I-Bit Interrupt and Miscellaneous \$003C 19 31 INIT RAM, and I/O Register Mapping \$003D 19 INIT2 EEPROM Mapping \$0037 27 OC1D Output Compare 1 Data \$000D 61 OC1M Output Compare 1 Mask \$000D 61 OPTION System Configuration Options 2 \$0038 21, 35, 53 OPTION System Configuration Options 2 \$0038 21, 35, 53 OPTION System Configuration Options 3 \$0039 30, 57 PACNT Pulse Accumulator Counter 30027 70 PACTL Pulse Accumulator Control 30026 66, 70 PORTA Port A Data 30026 66, 70 PORTA Port A Data 30026 36 PORTB Port Data 30006 38 PORTC Port Data 30006 38 PORTD Port Data 30008 38 PORTE 4 Port B Data 30006 39 <t< td=""><td></td><td></td><td></td><td></td></t<>				
HPRIO				
INIT				
INIT2		· ·		
OC1D Output Compare 1 Data \$000D 61 OC1M Output Compare 1 Mask \$000C 61 OPT2 System Configuration Options 2 \$0038 21, 35, 53 OPTION System Configuration Options \$0039 30, 57 PACNT Pulse Accumulator Counter \$0027 70 PACTL Pulse Accumulator Control \$0026 66, 70 PORTA Port A Data \$0000 36 PORTB Port B Data \$0004 36 PORTC Port C Data \$0004 38 PORTD Port D Data \$0008 38 PORTE Port E Data \$000A 39 PORTF Port F Data \$0005 37 PORTG Port G Data \$0005 37 PORTG Port F Data \$0005 37 PORTG Port F Data \$0005 37 PORTG Port F Data \$0005 37 PORTG Port G Data \$00075 40 <tr< td=""><td></td><td></td><td></td><td></td></tr<>				
OC1M Output Compare 1 Mask \$000C 61 OPT2 System Configuration Options 2 \$0038 .21, 35, 53 OPTION System Configuration Options \$0039 .30, 57 PACNT Pulse Accumulator Counter \$0027 .70 PACTL Pulse Accumulator Control \$0026 .66, 70 PORTA Port A Data \$0000 .36 PORTB Port B Data \$0004 .36 PORTC Port C Data \$0006 .38 PORTD Port D Data \$0008 .38 PORTE Port D Data \$0008 .38 PORTE Port E Data \$0000 .36 PORTE Port F Data \$0000 .37 PORTG Port G Data \$0006 .37 PORTH Port G Data \$0076 .40 PPAR Port P Data \$0076 .40 PPAR Port H Data \$0076 .40 PPAR Port P Data \$0076 .00		•••		
OPT2 System Configuration Options 2 \$0038 21, 35, 53 OPTION System Configuration Options \$0039 .30, 57 PACNT Pulse Accumulator Counter \$0027 .70 PACTL Pulse Accumulator Control \$0026 .66, 70 PORTA Port A Data \$0000 .36 PORTB Port B Data \$0004 .36 PORTC Port B Data \$0006 .38 PORTD Port Data \$0008 .38 PORTE Port E Data \$0005 .37 PORTE Port F Data \$0005 .37 PORTG Port G Data \$0005 .37 PORTH Port G Data \$007E .41 PORTH Port G Data \$007E .41 PORTH Port G Data \$007E .41 PORTH Port F Data \$007E .41 PORTH Port G Data \$007E .40 PPAR Port Full-Up Assignment \$002C .40		•	•	
OPTION System Configuration Options \$0039 .30, 57 PACNT Pulse Accumulator Counter \$0027 .70 PACTL Pulse Accumulator Control \$0026 .66, 70 PORTA Port A Data \$0000 .36 PORTB Port B Data \$0004 .36 PORTC Port C Data \$0006 .38 PORTD Port D Data \$0008 .38 PORTE Port D Data \$0008 .38 PORTE Port E Data \$0000 .39 PORTF Port F Data \$0005 .37 PORTG Port G Data \$007C .40 PPAR Port Pull-Up Assignment \$007C .40 PPAR Port Pull-Up Assignment \$002C .40 PPROG EEPROM Programming Control \$003B .28 PWCLK Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 .75 PWDT[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F .75 PWEN				
PACNT Pulse Accumulator Counter \$0027 70 PACTL Pulse Accumulator Control \$0026 66, 70 PORTA Port A Data \$0000 36 PORTB Port B Data \$0004 36 PORTC Port C Data \$0006 38 PORTD Port D Data \$0008 38 PORTE Port E Data \$0000A 39 PORTF Port E Data \$0005 37 PORTG Port F Data \$0005 37 PORTG Port G Data \$007C 40 PPAR Port Pull-Up Assignment \$002C 40 PPAR Port Pull-Up Assignment \$002C 40 PPROG EEPROM Programming Control \$003B 28 PWCLK Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$0064-\$006F 75 PWEN Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL <td></td> <td></td> <td></td> <td></td>				
PACTL Pulse Accumulator Control \$0026 .66, 70 PORTA Port A Data \$0000 .36 PORTB Port B Data \$0004 .36 PORTC Port D Data \$0006 .38 PORTD Port D Data \$0008 .38 PORTE Port D Data \$000A .39 PORTE Port F Data \$0005 .37 PORTG Port G Data \$0005 .37 PORTH Port H Data \$007C .41 PORTH Port H Data \$007C .40 PPAR Port Pull-Up Assignment \$002C .40				
PORTA Port A Data \$0000 36 PORTB Port B Data \$0004 36 PORTC Port C Data \$0006 38 PORTD Port D Data \$0008 38 PORTE Port E Data \$0005 37 PORTF Port F Data \$0005 37 PORTG Port G Data \$007E 41 PORTH Port H Data \$007C 40 PPAR Port Pull-Up Assignment \$002C 40 PPROG EEPROM Programming Control \$003B 28 PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWONT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$0060-\$006F 75 PWDEN Pulse-Width Modulation Timer Period 1 to 4 \$0060-\$006F 75 PWPOL Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B			•	
PORTB Port B Data \$0004 36 PORTC Port C Data \$0006 38 PORTD Port D Data \$0008 38 PORTE Port E Data \$0000A 39 PORTF Port E Data \$0005 37 PORTG Port G Data \$007E 41 PORTH Port H Data \$007C 40 PPAR Port Pull-Up Assignment \$002C 40 PPAR Port Pull-Up Assignment \$003B 28 PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWCNT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$0066-\$006F 75 PWDN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070 \$0071<			•	
PORTD Port D Data \$0008 38 PORTE Port E Data \$000A 39 PORTF Port F Data \$0005 37 PORTG Port G Data \$007E 41 PORTH Port H Data \$007C 40 PPAR Port Pull-Up Assignment \$002C 40 PPROG EEPROM Programming Control \$003B 28 PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWCNT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Period 1 to 4 \$006C-\$006F 75 PWPCI Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWSCAL Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWDL Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75		·	•	
PORTD Port D Data \$0008 38 PORTE Port E Data \$000A 39 PORTF Port F Data \$0005 37 PORTG Port G Data \$007E 41 PORTH Port H Data \$007C 40 PPAR Port Pull-Up Assignment \$002C 40 PPROG EEPROM Programming Control \$003B 28 PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWCNT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Period 1 to 4 \$006C-\$006F 75 PWPCI Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWSCAL Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWDL Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75	PORTC	. Port C Data	\$0006	38
PORTF Port F Data \$0005 37 PORTG Port G Data \$007E 41 PORTH Port H Data \$007C 40 PPAR Port Pull-Up Assignment \$002C 40 PPROG EEPROM Programming Control \$003B 28 PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWCNT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070, \$0071 45 SCCR1 SCI Control 2 \$0073 47 SCDR1 SCI Data Register High/Low \$0076, \$0077 49 SCS				
PORTG Port G Data \$007E 41 PORTH Port H Data \$007C 40 PPAR Port Pull-Up Assignment \$002C 40 PPROG EEPROM Programming Control \$003B 28 PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWCNT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070 \$0071 45 SCCR1 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076 \$0077 49 SCSR1 SCI Status Register 1 \$0075 <t< td=""><td>PORTE</td><td>. Port E Data</td><td>\$000A</td><td>39</td></t<>	PORTE	. Port E Data	\$000A	39
PORTH Port H Data \$007C 40 PPAR Port Pull-Up Assignment \$002C 40 PPROG EEPROM Programming Control \$003B 28 PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWCNT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070 \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCSR1 SCI Status Register High/Low \$0076 \$0077 49 SCSR2 SCI Status Register 2 \$0075	PORTF	. Port F Data	\$0005	37
PPAR Port Pull-Up Assignment \$002C 40 PPROG EEPROM Programming Control \$003B 28 PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWCNT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070 \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076 \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 <td>PORTG</td> <td>. Port G Data</td> <td>\$007E</td> <td>41</td>	PORTG	. Port G Data	\$007E	41
PPROG EEPROM Programming Control \$003B 28 PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWCNT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070 \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCBH/L SCI Data Register High/Low \$0076 \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register <td< td=""><td>PORTH</td><td>. Port H Data</td><td>\$007C</td><td>40</td></td<>	PORTH	. Port H Data	\$007C	40
PPROG EEPROM Programming Control \$003B 28 PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWCNT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070 \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCBH/L SCI Data Register High/Low \$0076 \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register <td< td=""><td>PPAR</td><td>. Port Pull-Up Assignment</td><td>\$002C</td><td>40</td></td<>	PPAR	. Port Pull-Up Assignment	\$002C	40
PWCLK Pulse-Width Modulation Clock Select \$0060 73 PWCNT[1:4] Pulse-Width Modulation Timer Counter 1 to 4 \$0064-\$0067 75 PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070 \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076 \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50				
PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070, \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076, \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50				
PWDTY[1:4] Pulse-Width Modulation Timer Duty Cycle 1 to 4 \$006C-\$006F 75 PWEN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070, \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076, \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50	PWCNT[1:4]	. Pulse-Width Modulation Timer Counter 1 to 4\$0	0064-\$0067	75
PWEN Pulse-Width Modulation Timer Enable \$0063 74 PWPER[1:4] Pulse-Width Modulation Timer Period 1 to 4 \$0068-\$006B 75 PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070 \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076 \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50				
PWPOL Pulse-Width Modulation Timer Polarity \$0061 74 PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070 \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076 \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50				
PWSCAL Pulse-Width Modulation Timer Prescaler \$0062 74 SCBDH/L SCI Baud Rate Control High/Low \$0070 \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076 \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50	PWPER[1:4]	. Pulse-Width Modulation Timer Period 1 to 4\$0	068-\$006B	75
SCBDH/L SCI Baud Rate Control High/Low \$0070, \$0071 45 SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076, \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50	PWPOL	. Pulse-Width Modulation Timer Polarity	\$0061	74
SCCR1 SCI Control 1 \$0072 46 SCCR2 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076, \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50	PWSCAL	. Pulse-Width Modulation Timer Prescaler	\$0062	7.4
SCCR2 SCI Control 2 \$0073 47 SCDRH/L SCI Data Register High/Low \$0076, \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50	SCBDH/L	. SCI Baud Rate Control High/Low\$0	070, \$0071	45
SCDRH/L SCI Data Register High/Low \$0076, \$0077 49 SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50				
SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50	SCCR2	. SCI Control 2	\$0073	47
SCSR1 SCI Status Register 1 \$0074 48 SCSR2 SCI Status Register 2 \$0075 49 SPCR Serial Peripheral Control Register \$0028 50	SCDRH/L	. SCI Data Register High/Low\$0	076, \$0077	49
SCSR2 \$0075 49 SPCR \$0028 50				
SPCR\$002850				
	SPDR	SPI Data Register	\$002A	52



Register Index (Continued)


SPSR	. Serial Peripheral Status Register	\$0029	52
	. Timer Count		
	. Timer Control 1		
	. Timer Control 2		
	. Timer Interrupt Flag 1		
	. Timer Interrupt Flag 2		
	. Timer Input Capture 4/Output Compare 5		
	. Timer Input Capture		
	. Timer Interrupt Mask 1		
	. Timer Interrupt Mask 2		
	Timer Output Compare		





Pin Assignments for 68-Pin Plastic Leaded Chip Carrier/Cerquad






* VPPE APPLIES TO MC68HC711KA4 AND MC68HC711KA2 ONLY.

KA4KA2 84-PIN QFP

Pin Assignments for 64-Pin Quad Flat Pack





NOTES:

KA4/KA2 BLOCK

MC68HC11KA4/MC68HC711KA4 Block Diagram

^{1.} V_{PPE} APPLIES TO MC68HC711KA4 AND MC68HC711KA2 ONLY.

^{2.} NOT BONDED ON 64-PIN VERSION.



Operating Modes and On-Chip Memory

Operating Modes

In single-chip operating mode, the MC68HC11KA4 is a stand-alone microcontroller with no external address or data bus.

In expanded nonmultiplexed operating mode, the MCU can access a 64 Kbyte physical address space. This space includes the same on-chip memory addresses used for single-chip mode, in addition to addressing capabilities for external peripheral and memory devices. The expansion bus is made up of ports B, C, and F, and the R/W signal. In expanded operating mode, high order address bits are output on the port B pins, low order address bits on the port F pins, and the data bus on port C. The R/W pin controls the direction of data transfer on the port C bus.

Bootstrap mode allows special-purpose programs to be entered into internal RAM. The bootloader program uses the serial communications interface (SCI) to read a program of up to 768 bytes into on-chip RAM. After a four-character delay, or after receiving the character for address \$037F (\$047F for MC68HC11KA2), control passes to the loaded program at \$0080.

Special test mode is used primarily for factory testing.

On-Chip Memory

The M68HC11 CPU is capable of addressing a 64 Kbyte range. The INIT, INIT2, and CONFIG registers control the existence and locations of the registers, RAM, EEPROM, and ROM in the physical 64 Kbyte memory space. Addressing beyond the 64 Kbyte range is possible using a memory paging scheme in expanded mode only.

The 128-byte register block originates at \$0000 after reset and can be placed at any other 4 Kbyte boundary (\$x000) after reset by writing an appropriate value to the INIT register.

The 768-byte RAM (1024 bytes in the MC68HC11KA2) can be remapped to any 4 Kbyte boundary in memory.

The RAM in the MC68HC11KA4 is divided into two sections of 128 bytes and 640 bytes. For the MC68HC11KA4, 128 bytes of the RAM are mapped at \$0000-\$007F unless the registers are mapped to this space. If the registers are located in this space, the same 128 bytes of RAM are located at \$0300 to \$037F.


The RAM in the MC68HC11KA2 is divided into two sections of 128 bytes and 896 bytes. For the MC68HC11KA2, 128 bytes of the RAM are mapped at \$0000-\$007F unless the registers are mapped to this space. If the registers are located in this space, the same 128 bytes of RAM are located at \$0300 to \$047F.

Remapping is accomplished by writing appropriate values into the two nibbles of the INIT register. Refer to the register and RAM mapping examples following the MC68HC11KA4 and MC68HC11KA2 memory maps.

The 640-byte EEPROM is initially located at \$0D80 after reset, assuming EEPROM is enabled in the memory map by the CONFIG register. EEPROM can be placed at any other 4 Kbyte boundary (\$xD80) by writing appropriate values to the INIT2 register.

The ROMAD and ROMON control bits in the CONFIG register control the position and presence of ROM/EPROM in the memory map. In special test mode, the ROMON bit is forced to zero so that the ROM/EPROM is removed from the memory map. In single-chip mode, the ROMAD bit is forced to one, causing the ROM/EPROM to be enabled at \$A000-\$FFFF (\$8000-\$FFFF in the MC68HC11KA2). This guarantees that there will be ROM/EPROM at the vector space.






- 1. EPROM CAN BE ENABLED IN SPECIAL TEST MODE BY SETTING THE ROMON BIT IN THE CONFIG REGISTER AFTER RESET.
- 2. 768 BYTES RAM IN MC68HC(7)11KA4, 1024 BYTES RAM IN MC68HC(7)11KA2.

3. 24 KBYTES ROM/EPROM IN MC68HC(7)11KA4, 32 KBYTES ROM/EPROM IN MC68HC(7)11KA2.

KA4 MEM MAP

Memory Map for MC68HC11KA4



- 1. EPROM CAN BE ENABLED IN SPECIAL TEST MODE BY SETTING THE ROMON BIT IN THE CONFIG REGISTER AFTER RESET.
- 2. 768 BYTES RAM IN MC68HC(7)11KA4, 1024 BYTES RAM IN MC68HC(7)11KA2.
- 3. 24 KBYTES ROM/EPROM IN MC68HC(7)11KA4, 32 KBYTES ROM/EPROM IN MC68HC(7)11KA2.

KA2 MEM MAF

Memory Map for MC68HC11KA2



INIT ≈ \$00	INIT = \$10	INIT = \$04
REG @ \$0000 RAM @ \$0080	REG @ \$0000 RAM @ \$1000	REG @ \$4000 RAM @ \$0000
\$0000	\$0000	\$0000
REGISTER	REGISTER	RAM
BLOCK	BLOCK	[
(128 BYTES)	(128 BYTES)	(128 BYTES)
\$007F	\$007F	\$007F
\$0080	*	\$0080
	\$1000	
	RAM	RAM
RAM	l A l	B
B	(128 BYTES)	(640 BYTES)
(640 BYTES)	` '	
	\$107F	\$02FF
1 1	\$1080	
\$02FF		* *
\$0300	RAM	\$4000
l RAM	B	REGISTER
A	(640 BYTES)	BLOCK
(128 BYTES)	ļ	(128 BYTES)
	4,055	'
\$037F	\$12FF	\$407F

KA4 REG MAP

RAM and Register Mapping for MC68HC11KA4

INIT = \$00	INIT = \$10	NIT = \$04
REG @ \$0000 RAM @ \$0080	REG @ \$0000 RAM @ \$1000	REG @ \$4000 RAM @ \$0000
\$0000	\$0000	\$0000
REGISTER	REGISTER	RAM
BLOCK (128 BYTES)	BLOCK (128 BYTES)	(128 BYTES)
\$007F	\$007F	\$007F
\$0080	* *	\$0080
RAM B (896 BYTES)	\$1000 RAM A (128 BYTES)	RAM B (896 BYTES)
	\$107F \$1080	\$03FF
\$03FF		≉≉
\$0400	RAM	\$4000
RAM A	B (896 BYTES)	REGISTER BLOCK
(128 BYTES)		(128 BYTES)
\$047F	\$13FF	\$407F

KA2 REG MAP

RAM and Register Mapping for MC68HC11KA2-



MC68HC11KA4 Register and Control Bit Assignments (1 of 3)

	Bit 7	6	5	4	3	2	1	Bit 0	• .
\$0 000	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	PORTA
\$ 0 001	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0] DDRA
\$ 0 002	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0] DDRB
\$ 0 003	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	DDRF
\$ 0 004	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	PORTB
\$ 0 005	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0	PORTF
\$0 006	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PORTC
\$0 007	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	DDRC
\$ 0 008	0	0	PD5	PD4	PD3	PD2	PD1	PD0	PORTD
\$ 0 009	0	0	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	DDRD
\$ 0 00A	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	PORTE
\$ 0 00B	FOC1	FOC2	FOC3	FOC4	FOC5	0	0	0	CFORC
\$000C	OC1M7	OC1M6	OC1M5	OC1M4	OC1M3	0	0	0	OC1M
\$ 0 00D	OC1D7	OC1D6	OC1D5	OC1D4	OC1D3	0	0	0	OC1D
\$ 0 00E	Bit 15	14	13	12	11	10	9	Bit 8	TCNT (High)
\$ 0 00F	Bit 7	6	5	4	3	2	1	Bit 0	TCNT (Low)
\$ 0 010	Bit 15	14	13	12	11	10	9	Bit 8	TIC1 (High)
\$0 .01 [.] 1	Bit 7	6	5	4	3	2	1	Bit 0	TIC1 (Low)
\$0 012	Bit 15	14	13	12	11	10	9	Bit 8	TIC2 (High)
\$0 013	Bit 7	6	5	4	3	2	1	Bit 0	TIC2 (Low)
\$0 014	Bit 15	14	13	12	11	- 10	9	Bit 8	TIC3 (High)
\$ 0 015	Bit 7	6	5	4	3	2	1	Bit 0	TIC3 (Low)
\$0 016	Bit 15	14	13	12	11	10	9	Bit 8	TOC1(High)
\$0 017	Bit 7	6	5	4	3	2	1	Bit 0	TOC1 (Low)
\$0 018	Bit 15	14	13	12	11	10	9	Bit 8	TOC2 (High)
\$0 019	Bit 7	6	5	4	3	2	1	Bit 0	TOC2 (Low)
\$001A	Bit 15	14	13	12	11	10	9	Bit 8	TOC3 (High)
\$0 01B	Bit 7	6	5	4	3	2	1	Bit 0	TOC3 (Low)
\$ 0 01C	Bit 15	14	13	12	11	10	9	Bit 8	TOC4 (High)
\$0 01D	Bit 7	6	5	4	3	2	1	Bit 0	TOC4 (Low)
\$ 0 01E	Bit 15	14	13	12	. 11	10	9	Bit 8	TI4/O5 (High)
\$ 0 01F	Bit 7	6	5	4	3	2	1	Bit 0	TI4/O5 (Low)
\$ 0 020	OM2	OL2	ОМЗ	OL3	OM4	OL4	OM5	OL5	TCTL1
\$0 021	EDG4B	EDG4A	EDG1B	EDG1A	EDG2B	EDG2A	EDG3B	EDG3A	TCTL2
\$0 022	OC1I	OC2I	OC3I	OC4I	14/051	IC1I	IC2I	IC3I	TMSK1
\$ 0 023	OC1F	OC2F	OC3F	OC4F	14/05F	IC1F	IC2F	IC3F	TFLG1



	мс68нс	11KA4	Register	and Co	ntrol Bit		ments (2		
	Bit 7	6	5	4	3	2	1	Bit 0	TMCI/O
\$ 0 024	TOI	RTII	PAOVI	PAII	0	0	PR1	PR0	TMSK2
\$ 0 025	TOF	RTIF	PAOVE	PAIF	0	0	0	0	TFLG2
\$ 0 026	0	PAEN	PAMOD	PEDGE	0	I4/O5	RTR1	RTR0	PACTL
\$ 0 027	Bit 7	6	5	4	3	2	1	Bit 0	PACNT
\$ 0 028	SPIE	SPE	DWOM	MSTR	CPOL	CPHA	SPR1	SPR0	SPCR
\$ 0 029	SPIF	WCOL	0	MODE	. 0	0	0	0	SPSR
\$ 0 02 A	Bit 7	6	5	4	3	2	1	Bit 0	SPDR
\$ 0 02B	MBE	0	ELAT	EXCOL	EXROW	0	0	EPGM	EPROG
\$0 02C	0	0	0	0	HPPUE	GPPUE	FPPUE	BPPUE	PPAR
\$0 02D							#		Reserved
\$ 0 02E	-	—	-		_	-			Reserved
\$0 02F	_	-			<u> </u>	-			Reserved
\$ 0 030	CCF	0	SCAN	MULT	αD	<u>&</u>	CB	CA	ADCTL
\$ 0 031	Bit 7	6	5	4	3	2	1	Bit 0	ADR1
\$ 0 032	Bit 7	6	5	4	3	2	1	Bit 0	ADR2
\$0 033	Bit 7	6	5	4	3	2	1	Bit 0	ADR3
\$ 0 034	Bit 7	6	5	4	3	2	1	Bit 0	ADR4
\$ 0 035	BULKP	LVPEN	BPRT4	PTCON	BPRT3	BPRT2	BPRT1	BPRT0	BPROT
\$ 0 036		-	-	-					Reserved
\$ 0 037	EE3	EE2	EE1	EE0	0	0	0	0	INIT2
\$ 0 038	LIRDV	CWOM	0	IRVNE	LSBF	SPR2	XDV1	XDV0	OPT2
\$ 0 039	ADPU	CSEL	IRQE	DLY	CME	FCME	CR1	CR0	OPTION
\$ 0 03 A	Bit 7	6	5	4	3	2	1	Bit 0	COPRST
\$0 03B	ODD	EVEN	LVPI	BYTE	ROW	ERASE	EELAT	EEPGM	PPROG
\$ 0 03C	RBOOT	SMOD	MDA	PSEL4	PSEL3	PSEL2	PSEL1	PSEL0	HPRIO
\$ 0 03D	RAM3	RAM2	RAM1	RAM0	REG3	REG2	REG1	REG0	INIT
\$ 0 03E	TILOP	0	OCCR	CBYP	DISR	FCM	FCOP	0	TEST1
\$ 0 03F	ROMAD	1	CLKX	PAREN	NOSEC	NOCOP	ROMON	EEON	CONFIG
\$0 040		-	_	-	_	_	-	-	Reserved
to	***************************************	1	4		1	1		1	l
\$ 0 05 F		-		<u> </u>					Reserved
\$ 0 060	CON34	CON12	PCKA2	PCKA1	0	PCKB3	PCKB2	PCKB1	PWCLK
\$ 0 061	PCLK4	PCLK3	PCLK2	PCLK1	PPOL4	PPOL3	PPOL2	PPOL1	PWPOL
\$0 062	Bit 7	6	5	4	3	2	1	Bit 0	PWSCAL
\$0 063	TPWSL	DISCP	0	0	PWEN4	PWEN3	PWEN2	PWEN1	PWEN



	MC68H	C11KA4	Register	and C	ontrol B	it Accia	mania	/2 of 0\
	Bit 7	6	5	4	3	n Assigi 2	1	Bit 0
\$ 0 064	Bit 7	6	5	4	3	2	1 1	Bit 0
\$ 0 065	Bit 7	6	5	4	3	2	1	Bit 0
\$0 066	Bit 7	6	5	4	3	2	1	Bit 0
\$ 0 067	Bit 7	6	5	4	3	2	1	Bit 0
\$ 0 068	Bit 7	6	5	4	3	2	1	Bit 0
\$0 069	Bit 7	6	5	4	3	2	1	Bit 0
\$ 0 06 A	Bit 7	6	5	4	3	2	1	Bit 0
\$006B	Bit 7	6	5	4	3	2	1	Bit 0
\$006C	Bit 7	6	5	4	3	2	1	Bit 0
\$ 0 06D	Bit 7	6	5	4	3	2	1	Bit 0
\$ 0 06E	Bit 7	6	5	4	3	2	1	Bit 0
\$ 0 06 F	Bit 7	6	5	4	3	2	1	Bit 0
\$ 0 070	BTST	BSPL	0	SBR12	SBR11	SBR10	SBR9	SBR8
\$ 0 071	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0
\$0 072	LOOPS	WOMS	0	М	WAKE	ILT	PE	PT
\$0 073	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
\$0 074	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF
\$ 0 075	0	0	0	0	0	0	0	RAF
\$ 0 076	R8	T8	0	0	0	0	0	0
\$ 0 077	R7/T7	R6/T6	R5/T5	R4/T4	R3/T3	R2/T2	R1/T1	R0/T0
\$ 0 078				—				-
to \$007B								F
· k								<u> </u>
\$007C	0	0	0	0	PH3	PH2	PH1	PH0
\$007D	0	0	0	0	DDH3	DDH2	DDH1	DDH0
\$ 0 07E [PG7	0	0	0	0	0	0	0
\$0 07F	DDG7	0	0	0	0	0	0	0



HPRIO — Highest Priority I-Bit Interrupt and Miscellaneous

\$003C

	Bit 7	6	- 5	4	3	2	1	Bit 0	_
	RBOOT*	SMOD*	MDA*	PSEL4	PSEL3	PSEL2	PSEL1	PSEL0	
RESET:	0	0	0	0	0	1	1	0	Single Chip
	0	0	1	0	o T	1	1	0	Expanded
	1	1	0	0	0	1	1	0	Bootstrap
	0	. 1	1	0	0	1	1	0	Special Test

^{*}The reset values of RBOOT, SMOD, and MDA depend on the mode selected at power up.

RBOOT — Read Bootstrap ROM

Valid only when SMOD is set to one (bootstrap or special test mode). Can only be written in special mode.

- 0 = Bootloader ROM disabled and not in map
- 1 = Bootloader ROM enabled and in map at \$BE00-\$BFFF

SMOD and MDA --- Special Mode Select and Mode Select A

These two bits can be read at any time. SMOD can only be written to zero. MDA can only be written once in normal modes or any time in special modes.

lnp	uts		Latched	at Reset
MODB	MODA	Mode	SMOD	MDA
1	0	Single Chip	0	0
1	1	Expanded	0	1
0	0	Bootstrap	1	0
0	1	Special Test	1	1

PSEL[4:0] — Priority Select Bits [4:0]

Refer to Resets and Interrupts.

INIT - RAM and I/O Register Mapping

\$003D

	Bit 7	6	5	4	3	2	11	Bit 0
	RAM3	RAM2	RAM1	RAM0	REG3	REG2	REG1	REG0
RESET:	0	0	0	0	0	0	0	0

Can be written only once in first 64 cycles out of reset in normal modes or at any time in special mode.

RAM[3:0] — Internal RAM Map Position

Specifies upper four bits of RAM address. At reset, RAM is mapped to \$0000 along with register block.

REG[3:0] — 128-Byte Register Block Map Position

Specifies upper four bits of register space address. At reset, registers are mapped to \$0000.



CONFIG — COP, ROM Mapping, EEPROM Enables

\$003F

	Bit 7	6	5	4	3	2	1	Bit 0
	ROMAD		CLKX	PAREN	NOSEC	NOCOP	ROMON	EEON
BESET:		1	_	_		_	_	

CONFIG is made up of EEPROM cells and static working latches. The operation of the MCU is controlled directly by these latches and not the actual EEPROM byte. When programming the CONFIG register, the EEPROM byte is being accessed. When the CONFIG register is being read, the static latches are being accessed.

These bits can be read at any time. The value read is the one latched into the register from the EEPROM cells during the last reset sequence. A new value programmed into this register cannot be read until after a subsequent reset sequence. Unused bits always read as ones.

If SMOD = 1, CONFIG bits can be written at any time. If SMOD = 0 CONFIG bits can only be written using the EEPROM programming sequence, and are neither readable nor active until latched via the next reset.

ROMAD — ROM/EPROM Mapping Control

In single-chip mode ROMAD is forced to one out of reset.

- 0 = ROM/EPROM located at \$2000-\$7FFF (\$2000-\$9FFF in MC68HC11KA2)
- 1 = ROM/EPROM located at \$A000-\$FFFF (\$8000-\$FFFF in MC68HC11KA2)

Bit 6 — Not implemented

Always reads one

CLKX --- XOUT Clock Enable

- 0 = XOUT pin disabled
- 1 = x clock driven out on the XOUT pin

PAREN — Pull-Up Assignment Register Enable

Refer to Parallel Input/Output.

NOSEC - Security Disable

NOSEC is invalid unless the security mask option is specified before the MCU is manufactured. If security mask option is omitted NOSEC always reads one.

- 0 = Security enabled
- 1 = Security disabled

NOCOP — COP System Disable

Resets to programmed value

- 0 = COP enabled (forces reset on timeout)
- 1 = COP disabled (does not force reset on timeout)

ROMON — ROM/EPROM Enable

In single-chip mode, ROMON is forced to one out of reset. In special test mode, ROMON is forced to zero out of reset.

- 0 = ROM/EPROM removed from memory map
- 1 = ROM/EPROM present in memory map



EEON - EEPROM Enable

- 0 = EEPROM disabled from memory map
- 1 = EEPROM present in memory map with location depending on value specified in EE[3:0] in INIT2

OPT2 — System Configuration Options 2

\$0038

	Bit 7	6	5	4	3	2	1	Bit 0
	<u></u>	смом	<u> </u>	IRVNE	LSBF	SPR2	XDV1	XDVo
RESET:	0	0	0		0	0	0	0

Bit 7 — Not implemented Always reads zero

CWOM — Port C Wired-OR Mode
Refer to Parallel Input/Output.

Bit 5 — Not implemented Always reads zero

IRVNE - Internal Read Visibility/Not E

Can be written at any time if SMOD = 1. If SMOD = 0, only one write is allowed. In expanded mode, IRVNE determines whether IRV is on or off. In special test mode, IRVNE is reset to one. In all other modes, IRVNE is reset to zero.

- 0 = No internal read visibility on external bus
- 1 = Data from internal reads is driven out of the external data bus.

In single-chip modes, this bit determines whether the E clock drives out from the chip.

- 0 = E is driven out from the chip.
- 1 = E pin is driven low.

Mode	IRVNE Out of Reset	E Clock Out of Reset	IRV Out of Reset	IRVNE Affects Only	IRVNE Can Be Written
Single Chip	0	On	Off	E	Once
Expanded	0	On	Off	IRV	Once
Boot	0	On	Off	E	Once
Special Test	1	On	On	IRV	Once

LSBF - SPI LSB First Enable

Refer to Serial Peripheral Interface.

SPR2 — SPI Clock Rate Select

Refer to Serial Peripheral Interface.



XDV[1:0] — XOUT Clock Divide Select

These two bits control the frequency of the clock that is driven out the XOUT pin. The CLKX bit in the CONFIG register controls whether this clock is on or off. When a clock rate is selected, allow a maximum of 16 cycles for stabilization. During reset a frequency of EXTAL is output. This frequency can be divided after reset. Note that the phase relationship between the 4XDV1 signal and both EXTAL and E cannot be predicted. Refer to the following table for further information about XOUT frequencies.

XOUT Frequencies

XDV	[1:0]	EXTAL Divided By	Frequency at EXTAL = 8 MHz	Frequency at EXTAL = 12 MHz	Frequency at EXTAL = 16 MHz
0	0	1	8 MHz	12 MHz	16 MHz
0	1	4	2 MHz	3 MHz	4 MHz
1	0	6	1.33 MHz	2 MHz	2.7 MHz
1	1	8	1 MHz	1.5 MHz	2 MHz
XDV	[1:0]	EXTAL Divided By	Frequency at EXTAL = 8.4 MHz	Frequency at EXTAL = 12.6 MHz	Frequency at EXTAL = 16.8 MHz
0	0	1	8.4 MHz	12.6 MHz	16.8 MHz
0	1	4	2.1 MHz	3.15 MHz	4.2 MHz
1	0	6	1.4 MHz	2.1 MHz	2.8 MHz
1	1	8	1,05 MHz	1.57 MHz	2.1 MHz

NOTE

The XOUT pin is not bonded in the 64-pin package.



Erasable Programmable Read-Only Memory

The MC68HC711KA4 has 24 Kbytes of ROM/EPROM. The MC68HC711KA2 has 32 Kbytes of ROM/EPROM. In all parts, the ROM/EPROM can be mapped to one of two locations in the memory map. The locations are as follows:

In the MC68HC11KA4, the ROM/EPROM can be mapped at \$2000–\$7FFF or \$A000–\$FFFF. If it is mapped to \$A000–\$FFFF, vector space is included. In single-chip mode the MC68HC11KA4 ROM/EPROM is forced to \$A000–\$FFFF (ROMAD = 1) and enabled (ROMON = 1), regardless of the value in the CONFIG register.

In the MC68HC11KA2, the ROM/EPROM can be mapped at \$0000-\$7FFF or \$8000-\$FFFF. If it is mapped to \$8000-\$FFFF, vector space is included. In single-chip mode the MC68HC11KA2 ROM/EPROM is forced to \$8000-\$FFFF (ROMAD = 1) and enabled (ROMON = 1), regardless of the value in the CONFIG register.

In PROG mode, the EPROM/OTPROM is programmed as a stand-alone EPROM by adapting the MCU footprint to the 27256-type EPROM and using an appropriate EPROM programmer. Programming EPROM/OTPROM requires an external 12.25 volt nominal power supply (V_{PPE}). There are two methods that can be used to program and verify EPROM/OTPROM.

In normal MCU mode, EPROM/OTPROM can be programmed in any operating mode — special test, bootstrap, expanded, or single chip. Normal programming is completed using the EPROG register.

To program the EPROM, complete the following steps using the EPROG register:

- 1. Write to EPROG with the ELAT bit set.
- 2. Write data to the desired address.
- 3. Write to EPROG with the ELAT and EPGM bits set.
- 4. Delay for 10 ms or more, as appropriate.
- 5. Clear the EPGM bit in EPROG to turn off the V_{PPE} voltage.
- 6. Clear the EPROG register to reconfigure the EPROM address and data buses for normal operation.

EPROG — EPROM Programming Control

\$002B

	Bit 7	6	5	4	3	2	1	Bit 0
	MBE	-	ELAT	EXCOL	EXROW			EPGM
RESET:	0	0	0	0	0	0	0	0

MBE — Multiple Byte Program Enable
Used for factory test purposes only

Bit 6 — Not implemented Always reads zero

ELAT — EPROM Latch Control

If ELAT = 1, EPROM is in programming mode and cannot be read. If ELAT = 1, writes to EPROM cause address and data to be latched.

- 0 = EPROM address and data bus configured for normal reads
- 1 = EPROM address and data bus configured for programming



EXCOL — Select Extra Columns
Used for factory test purposes only

EXROW — Select Extra Row
Used for factory test purposes only


Bits [2:1] — Not implemented Always read zero

EPGM — EPROM Program Command If ELAT ≠ 1 then EPGM = 0.

0 = Programming power to EPROM array switched off

1 = Power to EPROM array swiched on





7KA4/7KA2 EPROM PC 1

Wiring Diagram for MC68HC711KA4/KA2 EPROM in PROG Mode

NOTES:
1. UNUSED INPUTS — GROUNDING IS RECOMMENDED.
2. UNUSED INPUTS — THESE PINS MAY BE LEFT UNTERMINATED.

^{3.} UNUSED OUTPUTS - THESE PINS SHOULD BE LEFT UNCONNECTED.

^{4.} GROUNDING THESE SIX PINS CONFIGURES THE MC68HC711KA4/KA2 FOR EPROM EMULATION MODE.



Electrically Erasable Programmable Read-Only Memory

The 640-byte on-chip EEPROM is initially located from \$0D80 to \$0FFF after reset in all modes. It can be mapped to any other 4 Kbyte boundary by writing to the INIT2 register. The EEPROM is enabled by the EEON bit in the CONFIG register. Programming and erasing is controlled by the PPROG register.

An internal oscillator clock-run charge pump supplies the programming voltage. Use of the block-protect register (BPROT) prevents inadvertent writes to (or erases of) blocks of EEPROM. The CSEL bit in the OPTION register selects the on-chip oscillator clock for programming and erasing while operating at frequencies below 1 MHz. Refer to **Resets and Interrupts**.

In special mode there is an extra row of 16 bytes of EEPROM (located at \$0D60), which is used for factory testing. Endurance and data retention specifications do not apply to this row.

The erased state of EEPROM is \$FF (all ones).

To erase the EEPROM, ensure that the proper bits of the BPROT register are cleared, then complete the following steps using the PPROG register:

- 1. Write to PPROG with the ERASE, EELAT, and appropriate BYTE and ROW bits set.
- Write to the appropriate EEPROM address with any data. Row erase only requires a write to any location in the row. Bulk erase is accomplished by writing to any location in the array.
- 3. Write to PPROG with ERASE, EELAT, EEPGM, and the appropriate BYTE and ROW bits set
- 4. Delay for 10 ms or more, as appropriate.
- 5. Clear the EEPGM bit in PPROG to turn off the high voltage.
- 6. Clear the PPROG register to reconfigure the EEPROM address and data buses for normal operation.

To program the EEPROM, ensure the proper bits of the BPROT register are cleared, then complete the following steps using the PPROG register:

- 1. Write to PPROG with the EELAT bit set.
- 2. Write data to the desired address.
- 3. Write to PPROG with the EELAT and EEPGM bits set.
- 4. Delay for 10 ms or more, as appropriate.
- 5. Clear the EEPGM bit in PPROG to turn off the high voltage.
- 6. Clear the PPROG register to reconfigure the EEPROM address and data buses for normal operation.

CAUTION

Since it is possible to perform other operations while the EEPROM programming/erase operation is in progress, it is fairly common to start the operation then return to the main program until the 10 ms is completed. When the EELAT bit is set at the beginning of a program/erase operation, the EEPROM is electronically removed from the memory map; thus, it is not accessible during the program/erase cycle. Care must be taken to ensure that EEPROM resources will not be needed by any routines in the code during the 10 ms program/erase time.



BPROT — Block Protect

\$0035

Bit 7 6 5 3 2 Bit 0 1 LVPEN **BULKP** BPRT4 **PTCON BPRT3 BPRT2 BPRT1 BPRTO** RESET: 1 1 1 1 1

NOTE

Block protect register bits can be written to zero (protection disabled) only once within 64 cycles of a reset in normal modes, or at any time in special mode. Block protect register bits can be written to one (protection enabled) at any time.

BULKP — Bulk Erase of EEPROM Protect

- 0 = EEPROM can be bulk erased normally
- 1 = EEPROM cannot be bulk or row erased

LVPEN — Low Voltage Programming Protect Enable

If LVPEN = 1, programming of the EEPROM is enabled unless the LVPI circuit detects that V_{DD} has fallen below a safe operating voltage thus setting the low voltage programming inhibit bit in PPROG register (LVPI = 1).

- 0 = Low voltage programming protect for EEPROM disabled
- 1 = Low voltage programming protect for EEPROM enabled

BPRT[4:0] — Block Protect Bits for EEPROM

- 0 = Protection disabled
- 1 = Protection enabled

Bit Name	Block Protected	Block Size
BPRT4	\$xF80-\$xFFF	128 Bytes
BPRT3	\$xE60-\$xF7F	288 Bytes
BPRT2	\$xDE0-\$xE5F	128 Bytes
BPRT1	\$xDA0-\$xDDF	64 Bytes
BPRT0	\$xD80-\$xD9F	32 Bytes

PTCON -- Protect for CONFIG

- 0 = CONFIG register can be programmed or erased normally
- 1 = CONFIG register cannot be programmed or erased

INIT2 - EEPROM Mapping

\$0037

	Bit 7	6	5	4	3	2	1	Bit 0
	EE3	EE2	EE1	EE0		_		
RESET:	o o	0	0	0	0	0	0	0

INIT2 can be written only once in normal modes, any time in special modes.

EE[3:0] — EEPROM Map Position

EEPROM is at \$xD80-\$xFFF, where x is the hexadecimal digit represented by EE[3:0] bits.

Bits [3:0] — Not implemented Always read zero



PPROG — EEPROM Programming Control

\$003B

	Bit 7	6	5	4	3	2	1	Bit 0
	ODD	EVEN	LVPI	BYTE	ROW	ERASE	EELAT	EEPGM
RESET:	. 0	0	0	0	0	0	0	0

ODD — Program Odd Rows in Half of EEPROM (TEST)

EVEN — Program Even Rows in Half of EEPROM (TEST)

LVPI — Low Voltage Programming Inhibit

LVPI can be read at any time and writes to LVPI have no meaning nor effect. LVPI is set if LVPEN bit in BPROT register equals 1 and the LVPI circuit detects that V_{DD} has fallen below a safe operating voltage. Once set, LVPI is cleared when V_{DD} returns to a safe operating voltage or if LVPEN bit in BPROT register is cleared. If LVPEN = 0, then LVPI is always zero and has no meaning nor effect.

- 0 = EEPROM programming enabled
- 1 = EEPROM programming disabled

BYTE — Byte/Other EEPROM Erase Mode

- 0 = Row or bulk erase mode used
- 1 = Erase only one byte of EEPROM

ROW — Row/All EEPROM Erase Mode (only valid when BYTE = 0)

- 0 = All 640 bytes of EEPROM erased
- 1 = Erase only one 16-byte row of EEPROM

BYTE	ROW	Action
0	0	Bulk Erase (All 640 Bytes)
0	1	Row Erase (16 Bytes)
1	0	Byte Erase
1	1	Byte Erase

ERASE - Erase/Normal Control for EEPROM

- 0 = Normal read or program mode
- 1 = Erase mode

EELAT — EEPROM Latch Control

- 0 = EEPROM address and data bus configured for normal reads
- 1 = EEPROM address and data bus configured for programming or erasing

EEPGM — EEPROM Program Command

- 0 = Program or erase voltage switched off to EEPROM array
- 1 = Program or erase voltage switched on to EEPROM array

Refer also to INIT2 register.



Resets and Interrupts

The MC68HC11KA4/KA2 has 3 reset vectors and 18 interrupt vectors. The reset vectors are as follows:

- RESET, or Power-On Reset
- Clock Monitor Fail
- COP Failure

The 18 interrupt vectors service 22 interrupt sources (3 nonmaskable, 19 maskable). The 3 nonmaskable interrupt vectors are as follows:

- XIRQ Pin (X-Bit Interrupt)
- Illegal Opcode Trap
- Software Interrupt

On-chip peripheral systems generate maskable interrupts, which are recognized only if the global interrupt mask bit (I) in the condition code register (CCR) is clear. Maskable interrupts are prioritized according to a default arrangement; however, any one source can be elevated to the highest maskable priority position by a software-accessible control register (HPRIO). The HPRIO register can be written at any time, provided bit I in the CCR is set.

Nineteen interrupt sources in the MC68HC11KA4/KA2 are subject to masking by the global interrupt mask bit (bit I in the CCR). In addition to the global bit I, all of these sources, except the external interrupt (IRQ) pin, are controlled by local enable bits in control registers. Most interrupt sources in the M68HC11 have separate interrupt vectors; therefore, there is usually no need for software to poll control registers to determine the cause of an interrupt.

For some interrupt sources, such as the SCI interrupts, the flags are automatically cleared during the normal course of responding to the interrupt requests. For example, the RDRF flag in the SCI system is cleared by the automatic clearing mechanism consisting of a read of the SCI status register while RDRF is set, followed by a read of the SCI data register. The normal response to an RDRF interrupt request would be to read the SCI status register to check for receive errors, then to read the received data from the SCI data register. These two steps satisfy the automatic clearing mechanism without requiring any special instructions.



Refer to the following table for a list of interrupt and reset vector assignments

Vector Address	Interrupt Source	CCR Mask Bit	Local Mask
FFC0, C1 - FFD4, D5	Reserved	_	
FFD6, D7	SCI Serial System	1	
	SCI Receive Data Register Full		RIE
	SCI Receiver Overrun		RIE
	SCI Transmit Data Register Empty		TIE
	SCI Transmit Complete		TCIE
	SCI Idle Line Detect		ILIE
FFD8, D9	SPI Serial Transfer Complete	I	SPIE
FFDA, DB	Pulse Accumulator Input Edge	I	PAII
FFDC, DD	Pulse Accumulator Overflow	ı	PAOVI
FFDE, DF	Timer Overflow	l	TOI
FFE0, E1	Timer Input Capture 4/Output Compare 5	I	14/051
FFE2, E3	Timer Output Compare 4	ı	OC4I
FFE4, E5	Timer Output Compare 3	1	OC3I
FFE6, E7	Timer Output Compare 2	I	OC2I
FFE8, E9	Timer Output Compare 1	1	0011
FFEA, EB	Timer Input Capture 3	Ī	IC3I
FFEC, ED	Timer Input Capture 2	l I	IC2I
FFEE, EF	Timer Input Capture 1	1	IC1I
FFF0, F1	Real-Time Interrupt	l	RTII
FFF2, F3	IRQ (External Pin)	I	None
FFF4, F5	XIRQ Pin	Х	None
FFF6, F7	Software Interrupt	None	None
FFF8, F9	Illegal Opcode Trap	None	None
FFFA, FB	COP Failure	None	NOCOP
FFFC, FD	Clock Monitor Fail	None	CME
FFFE, FF	RESET	None	None

OPTION — System Configuration Options

\$0039

	Bit 7	6	5	4	3	2	1	Bit 0
	ADPU	CSEL	IRQE*	DLY	CME	FCME*	CR1*	CR0*
RESET:	0	0	0	1	0	0	0	

*Can be written only once in first 64 cycles out of reset in normal mode, or at any time in special mode.

ADPU — A/D Converter Power-Up Refer to Analog-to-Digital Converter.

CSEL - Clock Select

Refer to Analog-to-Digital Converter.



IRQE - IRQ Select Edge Sensitive Only

0 = Low level recognition

1 = Falling edge recognition

DLY — Enable Oscillator Start-Up Delay on Exit from STOP

0 = No stabilization delay on exit from STOP

1 = Stabilization delay enabled on exit from STOP

CME - Clock Monitor Enable

0 = Clock monitor disabled; slow clocks can be used

1 = Slow or stopped clocks cause clock failure reset

FCME - Force Clock Monitor Enable

0 = Clock monitor follows the state of the CME bit

1 = Clock monitor circuit is enabled until next reset

CR[1:0] — COP Timer Rate Select

COP Timer Rate Select

CR[1:0]	Divide E/2 ¹⁵ By	XTAL = 8.0 MHz Timeout 0/+16.4 ms	XTAL = 12.0 MHz Timeout -0/+10.9 ms	XTAL = 16.0 MHz Timeout -0/+8.2 ms
000	- 1	16.384 ms	10.923 ms	8.192 ms
001	4	65.536 ms	43.691 ms	32,768 ms
010	16	262,14 ms	174.76 ms	131.07 ms
011	64	1.049 sec	699.05 ms	524.29 ms
	E=	2.0 MHz	3.0 MHz	4.0 MHz

COPRST — Arm/Reset COP Timer Circuitry

\$003A

	Bit 7	6	. 5	4	3	2	1	Bit 0
	7.	6	5	4	3	2	1	0
RESET:	0	0	0	0	0	0	0	0

Write \$55 to COPRST to arm COP watchdog clearing mechanism. Write \$AA to COPRST to reset COP watchdog.

HPRIO - Highest Priority I-Bit Interrupt and Miscellaneous

\$003C

	Bit 7	6	5	4	3	2	1	Bit 0
	RBOOT*	SMOD*	MDA*	PSEL4	PSEL3	PSEL2	PSEL1	PSEL0
RESET:				0	0	1	1	0

*RBOOT, SMOD, and MDA reset depend on power-up initialization mode and can only be written in special mode.



RBOOT — Read Bootstrap ROM

Refer to Operating Modes and On-Chip Memory.

SMOD — Special Mode Select

Refer to Operating Modes and On-Chip Memory.

MDA -- Mode Select A

Refer to Operating Modes and On-Chip Memory.

PSEL[4:0] — Priority Select Bits [4:0]

Can be written only while bit I in the CCR is set (interrupts disabled). These bits select one interrupt source to be elevated above all other I-bit related sources.

		PSELX			
4	3	2	1	0	Interrupt Source Promoted
0	0	0	Х	Х	Reserved (Default to IRQ)
0	0	1	0	0	Reserved (Default to IRQ)
0	0	1	0	1	Reserved (Default to IRQ)
0	0	1	1	0	IRQ (External Pin)
0	0	1	1	1	Real-Time Interrupt
0	1	0	0	0	Timer Input Capture 1
0	1	0	0	1	Timer Input Capture 2
0	1	0	1	0	Timer Input Capture 3
0	1	0	1	1	Timer Output Compare 1
0	1	1	0	0	Timer Output Compare 2
0	1	1	0	1	Timer Output Compare 3
0	1	1	1	0	Timer Output Compare 4
0	1	1	1	1	Timer Input Capture 4/Output Compare 5
1	0	0	0	0	Timer Overflow
1	0	0	0	1	Pulse Accumulator Overflow
1	0	0	1	0	Pulse Accumulator Input Edge
1	0	0	1	1	SPI Serial Transfer Complete
1	0	1	0	0	SCI Serial System
1	0	1	0	1	Reserved (Default to IRQ)
1	0	1	1	0	Reserved (Default to IRQ)
1	0	1	1	1	Reserved (Default to IRQ)
1	1	Х	Х	Х	Reserved (Default to IRQ)



CONFIG — COP, ROM Mapping, EEPROM Enables

\$003F

	Bit 7	6	5	4	3	2	1	Bit 0
	ROMAD		CLKX	PAREN	NOSEC	NOCOP	ROMON	EEON
DECET.		1				_		

RESET:

CONFIG is made up of EEPROM cells and static latches. The operation of the MCU is controlled directly by these latches and not the actual EEPROM byte. When programming the CONFIG register, the EEPROM byte is being accessed. When the CONFIG register is being read, the static latches are being accessed.

These bits can be read at any time. The value read is the one latched into the register from the EEPROM cells during the last reset sequence. A new value programmed into this register cannot be read until after a subsequent reset sequence. Unused bits always read as ones.

If SMOD = 1, CONFIG bits can be written at any time. If SMOD = 0 CONFIG bits can only be written using the EEPROM programming sequence, and are neither readable nor active until latched via the next reset.

ROMAD --- ROM/EPROM Mapping Control Refer to Operating Modes and On-Chip Memory.

Bit 6 — Not implemented Always reads one

CLKX — XOUT Clock Refer to Operating Modes and On-Chip Memory.

PAREN — Pull-Up Assignment Register Enable Refer to Parallel Input/Output.

NOSEC — Security Disable Refer to Operating Modes and On-Chip Memory.

NOCOP — COP System Disable

Resets to programmed value

0 = COP enabled (forces reset on timeout)

1 = COP disabled (does not force reset on timeout)

ROMON — ROM/EPROM Enable

Refer to Operating Modes and On-Chip Memory.

EEON — EEPROM Enable

Refer to Operating Modes and On-Chip Memory.



Parallel Input/Output

The MC68HC11KA4/KA2 has up to 51 input/output lines, depending on the operating mode. To enhance the I/O functions, the data bus of this microcontroller is nonmultiplexed. The following table is a summary of the configuration and features of each port.

Port	Input Pins	Output Pins	Bidirectional Pins	Shared Functions
Port A		_	8	Timer
Port B	_		8	High Order Address
Port C	_		8	Data Bus
Port D	_	_	6	SCI and SPI
Port E	8*		_	A/D Converter
Port F	Port F — —		8	Low Order Address
Port G			1	R/W Signal
Port H	_		4	PWMs

^{*} Only four pins on 64-pin version,

CONFIG — COP, ROM Mapping, EEPROM Enables

\$003F

	Bit 7	6	5	4	3	2	1	Bit 0
	ROMAD		CLKX	PAREN	NOSEC	NOCOP	ROMON	EEON
RESET:	<u>-</u>	1		_		_		

ROMAD - ROM Mapping Control

Refer to Operating Modes and On-Chip Memory.

Bit 6 — Not implemented Always reads one

CLKX --- XOUT Clock Enable

Refer to Operating Modes and On-Chip Memory.

PAREN — Pull-Up Assignment Register Enable

0 = Pull-ups always disabled regardless of state of bits in PPAR

1 = Pull-ups either enabled or disabled through PPAR

NOSEC - Security Disable

Refer to Operating Modes and On-Chip Memory.

NOCOP — COP System Disable

Refer to Resets and Interrupts.

ROMON -- ROM/EPROM Enable

Refer to Operating Modes and On-Chip Memory.

EEON --- EEPROM Enable

Refer to Operating Modes and On-Chip Memory.



OPT2 — System Configuration Options 2

\$0038

	Bit 7	6	5	4	3	2	1	Bit 0
	LIRDV	CWOM		IRVNE	LSBF	SPR2	XDV1	XDV0
RESET:	0	0	0		0	0	0	0

LIRDV -- LIR Driven

Refer to Operating Modes and On-Chip Memory.

CWOM - Port C Wired-OR Mode

0 = Port C operates normally.

1 = Port C outputs are open-drain.

Bit 5 — Not implemented Always reads zero

IRVNE — Internal Read Visibility/Not E

Refer to Operating Modes and On-Chip Memory.

LSBF — SPI LSB First Enable

Refer to Serial Peripheral Interface.

SPR2 — SPI Clock (SCK) Rate Select

Refer to Serial Peripheral Interface.

XDV1, XDV0 — XOUT Clock Divide Select

Refer to Operating Modes and On-Chip Memory.

NOTE

Do not confuse pin function with the electrical state of the pin at reset. All general-purpose I/O pins configured as inputs at reset are in a high-impedance state and the contents of port data registers is undefined. In port descriptions, a "U" indicates this condition. The pin function is mode dependent.



PORTA - Port A Data

\$0000

	Bit 7	6	5	4	3	2	1	Bit 0
	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
RESET:	U	U	U	U	U	U	U	U
Alt. Pin Func.:	PAI	OC2	OC3	OC4	IC4/OC5	IC1	IC2	IC3
And/or:	OC1	OC1	OC1	OC1	OC1	_		_

NOTE

To enable PA3 as fourth input capture, set the I4/O5 bit in the PACTL register. Otherwise, PA3 is configured as a fifth output compare out of reset, with bit I4/O5 being cleared. If the DDA3 bit is set (configuring PA3 as an output), and IC4 is enabled, writes to PA3 cause edges on the pin to result in input captures. Writing to TI4/O5 has no effect when the TI4/O5 register is acting as IC4. PA7 drives the pulse accumulator input but also can be configured for general-purpose I/O, or output compare. Note that even when PA7 is configured as an output, the pin still drives the pulse accumulator input.

DDRA — Data Direction Register for Port A

\$0001

	Bit 7	6	5	4	3	2	1	Bit 0
	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0
RESET:	0	0	0	0	0	0	0	0

DDA[7:0] — Data Direction for Port A

0 = Bits set to zero to configure corresponding I/O pin for input only

1 = Bits set to one to configure corresponding I/O pin for output

PORTB — Port B Data

\$0004

	Bit 7	6	5	4	3	2	11	Bit 0
	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
S. Chip or Boot:	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
RESET:	U .	U	U	U		<u> </u>		
Expan, or Test:	ADDR15	ADDR14	ADDR13	ADDR12	ADDR11	ADDR10	ADDR9	ADDR8

Reset state is mode dependent. In single-chip or bootstrap modes, port B pins are high impedance inputs with selectable internal pull-up resistors. In expanded or test modes, port B pins are high order address outputs and PORTB is not in the memory map.



DDRB — Data Direction Register for Port B

\$0002

	Bit 7	6	5	4	3	2	1	Bit 0
	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0
RESET:	0	0	0	0	0	0	0	0

DDB[7:0] -- Data Direction for Port B

- 0 = Bits set to zero to configure corresponding I/O pin for input only
- 1 = Bits set to one to configure corresponding I/O pin for output

PORTF — Port F Data

\$0005

	Bit 7	6	5	4	3	2	1	Bit 0
	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
S. Chip or Boot:	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
RESET:	U	Ų	U	U	U ·	. U	U	U
Expan. or Test:	ADDR7	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0

Reset state is mode dependent. In single-chip or bootstrap modes, port F pins are high-impedance inputs with selectable internal pull-up resistors. In expanded or test modes, port F pins are low order address outputs and PORTF is not in the memory map.

DDRF — Data Direction Register for Port F

\$0003

	Bit 7	6	. 5	4	3	2	1	Bit 0
	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0
RESET:	0	0	0	0	0	0	0	0

DDF[7:0] - Data Direction for Port F

- 0 = Bits set to zero to configure corresponding I/O pin for input only
- 1 = Bits set to one to configure corresponding I/O pin for output



PORTC - Port C Data

\$0006

	Bit 7	6	5	4	3	2	1	Bit 0
	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
S. Chip or Boot:	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
RESET:	0	0	0	0	0	0	U	0
Expan. or Test:	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Reset state is mode dependent. In single-chip or bootstrap modes, port C pins are high-impedance inputs. It is customary to have an external pull-up resistor on lines that are driven by open-drain devices. In expanded or test modes, port C pins are data bus inputs and outputs and PORTC is not in the memory map.

DDRC — Data Direction Register for Port C

\$0007

_	Bit 7	6	5	4	3	2	1	Bit 0
	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0
RESET:	0	0	0	0	0	0	0	0

DDC[7:0] — Data Direction for Port C

- 0 = Bits set to zero to configure corresponding I/O pin for input only
- 1 = Bits set to one to configure corresponding I/O pin for output

PORTD - Port D Data

\$0008

	Bit 7	6	5	4 -	3	2	1	Bit 0
	0	0	PD5	PD4	PD3	PD2	PD1	PD0
RESET: Alt. Pin	0	0	U	U	U	U	U	U
Func.:		_	ss	SCK	MOSI	MISO	TxD	RxD



DDRD - Data Direction Register for Port D

\$0009

	Bit 7	6	5	4	3	2	1	Bit 0
			DDD5	DDD4	DDD3	DDD2	DDD1	DDD0
RESET:	0	0	0	0	0	0	0	0

Bits [7:6] — Not implemented Always read zero

DDD[5:0] — Data Direction for Port D

0 = Bits set to zero to configure corresponding I/O pin for input only

1 = Bits set to one to configure corresponding I/O pin for output

NOTE

When the SPI system is in slave mode, DDD5 has no meaning nor effect. When the SPI system is in master mode, DDD5 determines whether bit 5 of PORTD is an error detect input (DDD5 = 0) or a general-purpose output (DDD5 = 1). If the SPI system is enabled and expects any of bits [4:2] to be an input that bit will be an input regardless of the state of the associated DDR bit. If any of bits [4:2] are expected to be outputs that bit will be an output **only** if the associated DDR bit is set.

PORTE - Port E Data

\$000A

	Bit 7	6	5	4	3	2	1	Bit 0
	PE7*	PE6*	PE5*	PE4*	PE3	PE2	PE1	PE0
RESET:	U	U	U	υ	U	U	U	U
Alt. Pin Func.:	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0

^{*}Not bonded on 64-pin version.



PPAR - Port Pull-Up Assignment

\$002C

	Bit 7	6	5	4	3	2	1	Bit 0
					HPPUE	GPPUE	FPPUE	BPPUE
RESET:	0	0	0	0	1	1	1	1

Bits [7:4] — Not implemented Always read zero

xPPUE - Port x Pin Pull-Up Enable

Refer to PAREN bit in CONFIG register discussed in Parallel Input/Output.

0 = Port x pin on-chip pull-up devices disabled

1 = Port x pin on-chip pull-up devices enabled

NOTE

FPPUE and BPPUE do not apply in expanded mode because ports F and B are address outputs.

PORTH - Port H Data

\$007C

_	Bit 7	6	5	4	3	2	1	Bit 0
Ĺ					PH3	PH2	PH1	PH0
RESET:	0	0	0	0	U	U	U	U
Alt. Pin Func.:		_		-	PW4	PW3	PW2	PW1

Port H pins reset to high-impedance inputs with selectable internal pull-up resistors.

DDRH — Data Direction Register for Port H

\$007D

	Bit 7	6	5	4	3	2	1	Bit 0
	_			_	DDH3	DDH2	DDH1	DDH0
RESET:	0	0	0	0	1	1	1	1

Bits [7:4] — Not implemented Always read zero

DDH[3:0] - Data Direction for Port H

0 = Bits set to zero to configure corresponding I/O pin for input only

1 = Bits set to one to configure corresponding I/O pin for output



NOTE

In any mode, PWM circuitry forces the I/O state to be an output for each port H line associated with an enabled pulse-width modulator channel. In these cases, data direction bits are not changed and have no effect on these lines. DDRH reverts to controlling the I/O state of a pin when the associated function is disabled. Refer to Pulse-Width Modulation Timer for further information.

PORTG - Port G Data

\$007E

	Bit 7	6	5	4	3	2	1	Bit 0
[PG7	~			-		—	
RESET:	U	0	0	0	0	0	0	0
Alt. Pin Func.:	R⁄W	_		_		_	_	_

Port G pins reset to high-impedance inputs with selectable internal pull-up resistors. In expanded and special test modes PG7 becomes R/W.

DDRG - Data Direction Register for Port G

\$007F

	Bit 7	6	5	4	3 ·	2	1	Bit 0
	DDG7		_	_	_	_		
RESET:	0	0	0	0	0	0	0	0

DDG7 — Data Direction for Port G

- 0 = Bit set to zero to configure corresponding I/O pin for input only
- 1 = Bit set to one to configure corresponding I/O pin for output

In expanded and test modes, bit 7 is configured for R/W, forcing the state of this pin to be an output although the DDRG value remains 0.

Bits [6:0] — Not implemented Always read zero




Serial Communications Interface

The SCI, a universal asynchronous receiver transmitter (UART) serial communications interface, is one of two independent serial I/O subsystems in the MC68HC11KA4/KA2. Rearranging registers and control bits used in previous M68HC11 family devices has enhanced the existing SCI system and added new features, which include the following:


- A 13-bit modulus prescaler that allows greater baud rate control
- A new idle mode detect, independent of preceding serial data
- A receiver active flag
- Hardware parity for both transmitter and receiver

The enhanced baud rate generator is shown in the following diagram. Refer to the table of SCI baud rate control values for standard values.



SCI Baud Generator Circuit Diagram






SCITX BLOCK 3

SCI Transmitter Block Diagram





SCI Receiver Block Diagram



SCBDH/L - SCI Baud Rate Control High/Low

\$0070, \$0071

	Bit 7	6	5	4	3	2	1	Bit O	
\$0 070	BTST	BSPL		SBR12	SBR11	SBR10	SBR9	SBR8	High
RESET:	0	0	0	0	0	0	0	0	
\$ 0 071	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	Low
RESET:	0	0	0	0	0	1	0	0	

BTST — Baud Register Test (TEST)

BSPL — Baud Rate Counter Split (TEST)

Bit 5 — Not implemented Always reads zero

SBR[12:0] — SCI Baud Rate Selects

Use the following formula to calculate SCI baud rate. Refer to the table of baud rate control values for example rates:

SCI baud rate = EXTAL + [16 • (2 • BR)]

Where BR is the contents of SCBDH, L (BR = 1, 2, 3, ..., 8191).

BR = 0 disables the baud rate generator.

SCI Baud Rate Control Values

Target Baud	Crystal Frequency (EXTAL)										
Baud Rate	8 1	ИНZ	12	MHz	16 MHz						
Rate	Dec Value	Hex Value	Dec Value	Hex Value	Dec Value	Hex Value					
110	2272	\$08E0	3409	\$0D51	4545	\$11C1					
150	1666	\$0682	2500	\$09C4	3333	\$0D05					
300	833	\$0341	1250	\$04E2	1666	\$0682					
600	416	\$01A0	625	\$0271	833	\$0341					
1200	208	\$00D0	312	\$0138	416	\$01A0					
2400	104	\$0068	156	\$009C	208	\$00D0					
4800	52	\$0034	78	\$004E	104	\$0068					
9600	26	\$001A	39	\$0027	52	\$0034					
19.2 K	13	\$000D	20	\$0014	26	\$001A					
38.4 K		· —	_		13	\$000D					



SCCR1 - SCI Control 1

\$0072

	Bit 7	6	5	4	3	2	1	Bit 0
	LOOPS	WOMS		М	WAKE	ILT	PE	PT
RESET:	0	0	0	0	0	0	0	0

LOOPS - SCI LOOP Mode Enable

- 0 = SCI transmit and receive operate normally
- 1 = SCI transmit and receive are disconnected from TxD and RxD pins, and transmitter output is fed back into the receiver input

WOMS — Wired-OR Mode for SCI Pins (PD1, PD0; See also DWOM bit in SPCR.)

- 0 = TxD and RxD operate normally
- 1 = TxD and RxD are open drains if operating as an output

Bit 5 — Not implemented Always reads zero

M — Mode (Select Character Format)

- 0 = Start bit, 8 data bits, 1 stop bit
- 1 = Start bit, 9 data bits, 1 stop bit

WAKE - Wakeup by Address Mark/Idle

- 0 = Wakeup by IDLE line recognition
- 1 = Wakeup by address mark (most significant data bit set)

ILT - Idle Line Type

- 0 = Short (SCI counts consecutive ones after start bit)
- 1 = Long (SCI counts ones only after stop bit)

PE -- Parity Enable

- 0 = Parity disabled
- 1 = Parity enabled

PT — Parity Type

- 0 = Parity even (even number of ones causes parity bit to be zero, odd number of ones causes parity bit to be one)
- 1 = Parity odd (odd number of ones causes parity bit to be zero, even number of ones causes parity bit to be one)



SCCR2 - SCI Control 2

\$0073

	Bit 7	6	5	4	3	2	1	Bit 0	
	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	ı
RESET:	0	0	0	0	0	0	0	0	

TIE - Transmit Interrupt Enable

- 0 = TDRE interrupts disabled
- 1 = SCI interrupt requested when TDRE status flag is set

TCIE — Transmit Complete Interrupt Enable

- 0 = TC interrupts disabled
- 1 = SCI interrupt requested when TC status flag is set

RIE — Receiver Interrupt Enable

- 0 = RDRF and OR interrupts disabled
- 1 = SCI interrupt requested when RDRF flag or the OR status flag is set

ILIE -- Idle Line Interrupt Enable

- 0 = IDLE interrupts disabled
- 1 = SCI interrupt requested when IDLE status flag is set

TE — Transmitter Enable

- 0 = Transmitter disabled
- 1 = Transmitter enabled

RE --- Receiver Enable

- 0 = Receiver disabled
- 1 = Receiver enabled

RWU — Receiver Wakeup Control

- 0 = Normal SCI receiver
- 1 = Wakeup enabled and receiver interrupts inhibited

SBK - Send Break

- 0 = Break generator off
- 1 = Break codes generated as long as SBK = 1



SCSR1 — SCI Status Register 1

\$0074

i	Bit 7	6	5	4	3	2	1	Bit 0
	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF
RESET:	1	1	0	0	0	0	0	0

TDRE — Transmit Data Register Empty Flag

This flag is set when SCDR is empty. Clear the TDRE flag by reading SCSR1 with TDRE set and then writing to SCDR.

- 0 = SCDR busy
- 1 = SCDR empty

TC — Transmit Complete Flag

This flag is set when the transmitter is idle (no data, preamble, or break transmission in progress). Clear the TC flag by reading SCSR1 with TC set and then writing to SCDR.

- 0 = Transmitter busy
- 1 = Transmitter idle

RDRF — Receive Data Register Full Flag

Once cleared, IDLE is not set again until the RxD line has been active and becomes idle again. RDRF is set if a received character is ready to be read from SCDR. Clear the RDRF flag by reading SCSR1 with RDRF set and then reading SCDR.

- 0 = SCDR empty
- 1 = SCDR full

IDLE — Idle Line Detected Flag

This flag is set if the RxD line is idle. Once cleared, IDLE is not set again until the RxD line has been active and becomes idle again. The IDLE flag is inhibited when RWU = 1. Clear IDLE by reading SCSR1 with IDLE set and then reading SCDR.

- 0 = RxD line is active
- 1 = RxD line is idle

OR — Overrun Error Flag

OR is set if a new character is received before a previously received character is read from SCDR. Clear the OR flag by reading SCSR1 with OR set and then reading SCDR.

- 0 = No overrun
- 1 = Overrun detected

NF --- Noise Error Flag

NF is set if majority sample logic detects anything other than a unanimous decision. Clear NF by reading SCSR1 with NF set and then reading SCDR.

- 0 = Unanimous decision
- 1 = Noise detected

FE — Framing Error

FE is set when a zero is detected where a stop bit was expected. Clear the FE flag by reading SCSR1 with FE set and then reading SCDR.

- 0 = Stop bit detected
- 1 = Zero detected



PF — Parity Error Flag

PF is set if received data has incorrect parity. Clear PF by reading SCSR1 with PE set and then reading SCDR.

0 = Parity correct

1 = Incorrect parity detected

SCSR2 — SCI Status Register 2

\$0075

	Bit 7	6	. 5	4	3	2	1	Bit 0
				· —				RAF
RESET:	0	0	0	0	0	0	0	. 0

Bits [7:1] — Not implemented Always read zero

RAF — Receiver Active Flag (Read only)

0 = A character is not being received

1 = A character is being received

SCDRH/L - SCI Data Register High/Low

\$0076, \$0077

	Bit 7	6	5	4	3	2	1	Bit 0	
\$0 076	R8	T8	-	_	_	_		_	SCDRH (High)
\$ 0 077	R7/T7	R6/T6	R5/T5	R4/T4	R3/T3	R2/T2	R1/T1	R0/T0	SCDRL (Low)

R8 — Receiver Bit 8

Ninth serial data bit received when SCI is configured for a nine data bit operation.

T8 — Transmitter Bit 8

Ninth serial data bit transmitted when SCI is configured for a nine data bit operation.

Bits [5:0] — Not implemented

Always read zero

R/T[7:0] — Receiver/Transmitter Data Bits [7:0]


SCI data is double buffered in both directions.



Serial Peripheral Interface

The SPI allows the MCU to communicate synchronously with peripheral devices and other microprocessors. Data rates can be as high as 2 Mbits per second when configured as a master and 4 Mbits per second when configured as a slave (assuming 4 MHz bus speed).

Two control bits in OPT2 allow the transfer of data either MSB or LSB first and select an additional divide by four stage to be inserted before the SPI baud rate clock divider.



SPI Block Diagram



SPCR — Serial Peripheral Control Register

\$0028

	Bit 7	6	5	4	3	2	1	Bit 0
	SPIE	SPE	DWOM	MSTR	CPOL	CPHA	SPR1	SPR0
RESET:	0	0	0	0	0	1	U	U

SPIE — Serial Peripheral Interrupt Enable

0 = SPI interrupts disabled

1 = SPI interrupts enabled

SPE — Serial Peripheral System Enable

0 = SPloff

1 = SPI on

DWOM --- Port D Wired-OR Mode Option for SPI Pins PD[5:2] (See also WOMS bit in SCCR1.)

0 = Normal CMOS outputs


1 = Open-drain outputs

MSTR - Master Mode Select

0 = Slave mode

1 = Master mode

CPOL, CPHA — Clock Polarity, Clock Phase Refer to SPI Transfer Format.



SPI TRANSFER FORMAT

SPI Transfer Format

NOTE

This figure shows transmission order when LSBF = 0 default. If LSBF = 1, data is transferred in reverse order (LSB first).



SPR2, SPR1 and SPR0 --- SPI Clock Rate Selects (SPR2 Is located in OPT2 register)

SPR[2:0]	Divide E Clock By	Frequency at E = 2 MHz (Baud)
000	2	1.0 MHz
001	4	500 kHz
010	16	125 kHz
011	32	62.5 kHz
100	8	250 kHz
101	16	125 kHz
110	64	31.3 kHz
111	128	15.6 kHz

SPSR — Serial Peripheral Status Register

\$0029

	Bit 7	6	5	4	3	2	1	Bit 0
	SPIF	WCOL	_	MODF	_	_		
RESET:	0	0	0	0	0	0	0	0

SPIF — SP! Transfer Complete Flag

This flag is set when an SPI transfer is complete (after eight SCK cycles in a data transfer). Clear this flag by reading SPSR (with SPIF = 1), then access SPDR data register.

0 = No SPI transfer complete or SPI transfer still in progress

1 = SPI transfer complete

WCOL --- Write Collision

This flag is set if the MCU tries to write data into SPDR while an SPI data transfer is in progress. Clear this flag by reading SPSR (WCOL = 1), then access SPDR.

0 = No write collision

1 = Write collision

Bit 5 — Not implemented

Always reads zero

MODF — Mode Fault (Mode fault terminates SPI operation)

0 = No mode fault

1 = Mode fault (SS is pulled low while MSTR = 1)

Bits [3:0] — Not implemented

Always read zero

SPDR - SPI Data

\$002A

Bit 7	6	5	4	3 -	2	1	Bit 0
Bit 7	6	- 5	4	3	2	1	Bit 0

SPI is double buffered in, single buffered out.



OPT2 — System Configuration Options 2

\$0038

	Bit 7	6	5	4	3	2	1	Bit 0	
	LIRDV	CWOM	_	IRVNE	LSBF	SPR2	XDV1	XDV0	
RESET:	0	0	0		0	0	0	0	

LIRDV—LIR Driven

Refer to Operating Modes and On-Chip Memory.

CWOM — Port C Wired-OR Mode

Refer to Parallel Input/Output.

Bit 5 — Not implemented Always reads zero

IRVNE — Internal Read Visibility/Not E

Refer to Operating Modes and On-Chip Memory.

LSBF - SPI LSB First Enable

0 = SPI data transferred MSB first

1 = SPI data transferred LSB first

SPR2 — SPI Clock (SCK) Rate Select

Adds a divide by four prescaler to SPI clock chain. Refer to SPCR register.


XDV[1:0] — XOUT Clock Divide Select
Refer to Operating Modes and On-Chip Memory.



Analog-to-Digital Converter

The analog-to-digital (A/D) converter system uses an all-capacitive charge-redistribution technique to convert analog signals to digital values. The MC68HC11KA4/KA2 A/D converter system is an 8-channel (four channels on 64-pin version), 8-bit, multiplexed-input, successive-approximation converter. It does not require external sample and hold circuits. The sample and hold time is 12 clock cycles. Refer to Timing Diagram for Sequence of Four A/D Conversions.

The clock source for the A/D converter's charge pump, like the clock source for the EEPROM charge pump, is selected with the CSEL bit in the OPTION register. When the E clock is slower than 1 MHz, the CSEL bit must be set to ensure that the successive approximation sequence for the A/D converter will be completed before any charge loss occurs. In the case of the EEPROM, it is the efficiency of the charge pump that is affected.



A/O BLOCK

A/D Converter Block Diagram



The A/D converter can operate in single or multiple conversion modes. Multiple conversions are performed in sequences of four. Sequences can be performed on a single channel or on a group of channels.


Pins AV_{DD} and AV_{SS} provide the supply voltage to the digital portion of the A/D converter. Pins V_{BH} and V_{BL} provide the reference supply voltage inputs.

A multiplexer allows the single A/D converter to select one of 16 analog input signals. Refer to the A/D converter channel assignment bits CD–CA description.

The A/D converter control logic implements automatic conversion sequences on a selected channel four times or on a group of four channels once each. A write to the ADCTL register initiates conversions and, if made while a conversion is in process, a write to ADCTL also halts a conversion operation in progress.

When the MULT bit is zero, the A/D converter system is configured to perform four consecutive conversions on the single channel specified by the four channel-select bits (CD–CA). When the MULT bit is one, the A/D system is configured to perform conversions on each channel in the group of four channels specified by the CD and CC channel select bits. Refer to A/D Converter Channel Assignments table.


When the SCAN bit is zero, four conversions are performed in the desired channel group, once each, to fill the four result registers. When SCAN is one, conversions continue channel-by-channel in the desired group with the result registers being updated continually as new data becomes available.



A/D CONVERSION TIM

Timing Diagram for a Sequence of Four A/D Conversions





^{*}THIS ANALOG SWITCH IS CLOSED ONLY DURING THE 12-CYCLE SAMPLE TIME.

ANALOG INPUT PIN

Electrical Model of an Analog Input Pin (Sample Mode)

ADCTL - A/D Control/Status

\$0030

	Bit 7	6	5	4	3	2	1	Bit 0
[CCF		SCAN	MULT	CD	α	СВ	CA
RESET:	0	0	0	0	0	0	0	0

CCF — Conversions Complete Flag

CCF is set after an A/D conversion cycle and cleared when ADCTL is written.

Bit 6 — Not implemented Always reads zero

SCAN — Continuous Scan Control

0 = Do four conversions and stop

1 = Convert four channels in selected group continuously

MULT — Multiple Channel/Single Channel Control

0 = Convert single channel selected

1 = Convert four channels in selected group



CD-CA - Channel Select D through A

A/D Converter Channel Assignments

Ch	annel Selec	t Control I	Bits	Channel	Result in ADRx if
CD	cc	СВ	CA	Signal	MULT = 1
0	0	0	0	AN0	ADR1
0	0	0	1	AN1	ADR2
0	0	1	0	AN2	ADR3
0	0	1	1 .	AN3	ADR4
0	1	0	0	AN4	ADR1
0	1	0	1	AN5	ADR2
0	1	1	0	AN6	ADR3
0	1	1	1	AN7	ADR4
1	0	0	0	Reserved	_
1 1	0	0	1	Reserved	
1 1	0	1	0	Reserved	-
1	0	1	1	Reserved	_
1	1	0	0	V _{RH} *	ADR1
1	1 1	0	. 1	V _{RL} *	ADR2
1	1 1	1	0	(V _{RH})/2*	ADR3
1	11	1	1	Reserved*	ADR4

^{*}Used for factory testing

ADR[4:1] — A/D Results

\$0031-\$0034

\$ 0 031	Bit 7	6	5	4	. 3	2	1	Bit 0	ADR1
\$ 0 032	Bit 7	6	5	4	3	2	1	Bit 0	ADR2
\$ 0 033	Bit 7	6	5	4	3	2	1	Bit 0	ADR3
\$ 0 034	Bit 7	6	5	4	3	2	1	Bit 0	ADR4

OPTION — System Configuration Options

\$0039

	Bit 7	6	5	4	3	2	1	Bit 0
	ADPU	CSEL	IRQE*	DLY*	CME	FCME*	CR1*	CR0*
RESET:	0	0	0	1	0	0	0	0

^{*}Can be written only once in first 64 cycles out of reset in normal modes, any time in special mode.

ADPU — A/D Converter Power-Up

0 = A/D converter powered down

1 = A/D converter powered up

CSEL - Clock Select

0 = A/D and EEPROM use system E clock

1 = A/D and EEPROM use internal RC clock source



IRQE — IRQ Select Edge Sensitive Only Refer to **Resets and Interrupts**.

DLY — Enable Oscillator Startup Delay on Exit from Stop Refer to **Resets and Interrupts**.

CME — Clock Monitor Enable
Refer to Resets and Interrupts.

FCME — Force Clock Monitor Enable
Refer to Resets and Interrupts.

CR[1:0] — COP Timer Rate Select Refer to **Main Timer**.



Main Timer

The timing system is based on a free-running 16-bit counter with a four-stage programmable prescaler. A timer overflow function allows software to extend the system's timing capability beyond the counter's 16-bit range.


The timer has three channels of input capture, four channels of output compare, and one channel that can be configured as a fourth input capture or a fifth output compare. In addition, the timing system includes pulse accumulator and real-time interrupt (RTI) functions, as well as a clock monitor function, which can be used to detect clock failures that are not detected by the COP.

Refer to **Pulse Accumulator** and **Real-Time Interrupt** for further information about these functions. Refer to the following table for a summary of the crystal-related frequencies and periods.

Timer Summary

		XTAL Free	quencies	
	8.0 MHz	12.0 MHz	16.0 MHz	Other Rates
Control	2.0 MHz	3.0 MHz	4.0 MHz	(E)
Bits	500 ns	333 ns	250 ns	(1/E)
PR[1:0]		Main Timer C	ount Rates	·
0.0				
1 count — overflow —	500 ns 32,768 ms	333 ns 21,845 ms	250 ns 16.384 ms	(E/1)
01	3217 00 III0	21.040 (118	10.304 ms	(E/2 ¹⁶)
1 count —	0.0			
overflow —	2.0 μs 131.07 ms	1.333 μs 87.381 ms	1.0 μs 65.536 ms	(E/4) (E/2 ¹⁸)
10				<u> </u>
1 count — overflow —	4.0 μs 262.14 ms	2.667 μs 174.76 ms	2.0 μs 131.07 ms	(E/8) (E/2 ¹⁹)
11				(E/Z·-)
1 count — overflow —	8.0 μs 524.29 ms	5.333 μs 349.52 ms	4.0 μs 262.14 ms	(E/16) (E/2 ²⁰)
RTR[1:0]		Periodic (RTI) In	terrupt Rates	
00	4.096 ms	2.731 ms	2.048 ms	(E/2 ¹³)
0.1	8.192 ms	5.461 ms	4.096 ms	(E/2 ¹⁴)
10	16.384 ms	10.923 ms	8.192 ms	(E/2 ¹⁵)
11	32.768 ms	21.845 ms	16.384 ms	(E/2 ¹⁶)
CR[1:0]		COP Watchdog 1	imeout Rates	
00	16.384 ms	10.923 ms	8.192 ms	(E/2 ¹⁵)
01	65.536 ms	43.691 ms	32.768 ms	(E/2 ¹⁷)
10	262.14 ms	174.76 ms	131.07 ms	(E/2 ¹⁹)
11	1.049 s	699.05 ms	524.28 ms	(E/2 ²¹)
Timeout Tolerance (- 0 ms/+)	16.4 ms	10.9 ms	8.192 ms	(E/2 ¹⁵)





CAPTURE COMPARE BLOCK

Timer Block Diagram



CFORC — Timer Compare Force

\$000B

	Bit 7	6	5	4	3	2	1	Bit 0
	FOC1	FOC2	FOC3	FOC4	FOC5		_	
RESET:	0	0	0	0	0	0	0	0

FOC[5:1] --- Force Output Comparison

When the FOC bit associated with an output compare circuit is set, the output compare circuit immediately performs the action it is programmed to do when an output match occurs.

- 0 = Not affected
- 1 = Output x action occurs

Bits [2:0] — Not implemented Always read zero

OC1M — Output Compare 1 Mask

\$000C

	Bit 7	6	5	4	3	2	1	Bit 0
	OC1M7	OC1M6	OC1M5	OC1M4	OC1M3	_	_	
RESET:	0	0	0	0	0	0 .	0	0

Set bit(s) to enable OC1 to control corresponding pin(s) of port A

Bits [2:0] — Not implemented Always read zero

OC1D — Output Compare 1 Data

\$000D

	Bit 7	6	5	4	3	2	1	Bit 0
	OC1D7	OC1D6	OC1D5	OC1D4	OC1D3	_		
RESET:	0	0	0	0	0	0	0	0

If OC1Mx is set, data in OC1Dx is output to port A bit x on successful OC1 compares.

Bits [2:0] — Not implemented Always read zero

TCNT - Timer Count

\$000E, \$000F

\$000E	Bit 15	14	13	12	.11	10	9	Bit 8
\$000F	Bit 7	6	5	4	3	2	1	Bit 0

High TCNT Low

TCNT resets to \$0000. In normal modes, TCNT is read-only.



TIC1-TIC3 — Timer Input Capture

\$0010-\$0015

\$0 010	Bit 15	14	13	12	11	10	9	Bit 8	High	TIC1
\$0 011	Bit 7	6	5	4	3	2	1	Bit 0	Low	
\$0 012	Bit 15	14	13	12	11	10	9	Bit 8	High	TIC2
\$0 013	Bit 7	6	5	4	3	2	1	Bit 0	Low	
\$0 014	Bit 15	14	13	12	11	10	9	Bit 8	High	TIC3
\$ 0 015	Bit 7	6	5	4	3	2	1	Bit 0	Low	

TICx not affected by reset

TOC1-TOC4 — Timer Output Compare

\$0016-\$001D

\$ 0 016	Bit 15	14	13	12	11	10	9	Bit 8	High	TOC1
\$0 017	Bit 7	6	5	4	3	2	1	Bit 0	Low	
\$ 0 018	Bit 15	14	13	12	11	10	9	Bit 8	High	TOC2
\$0 019	Bit 7	6	5	4	3	2	1	Bit 0	Low	
\$ 0 01A	Bit 15	14	13	12	11	10	9	Bit 8	High	TOC3
\$ 0 01B	Bit 7	6	5	4	3	2	1	Bit 0	Low	
\$ 0 01C	Bit 15	14	13	12	11	10	9	Bit 8	High	TOC4
\$ 0 01D	Bit 7	6	5	4	3	2	1	Bit 0	Low	

All TOCx register pairs reset to ones (\$FFFF).

TI4/O5 — Timer Input Capture 4/Output Compare 5

\$001E, \$001F

\$ 0 01E	Bit 15	14	13	12	11	10	9	Bit 8	High
\$001F	Bit 7	6	5	4	3	2	1	Bit 0	Low

This is a shared register and is either input capture 4 or output compare 5 depending on the state of bit I4/O5 in PACTL. Writes to TI4/O5 have no effect when this register is configured as input capture 4. All TI4/O5 register pairs reset to ones (\$FFFF).



TCTL1 -- Timer Control 1

\$0020

	Bit 7	6	5	4	3	2	1	Bit 0
	OM2	OL2	ОМЗ	OL3	OM4	OL4	OM5	OL5
RESET:	0	0	0	0	0	0	0	0

OM[5:2] — Output Mode

OL[5:2] — Output Level

ОМх	OLx	Action Taken on Successful Compare					
0	0	Timer disconnected from output pin logic					
0	1	Toggle OCx output line					
1	0	Clear OCx output line to 0					
1	1	Set OCx output line to 1					

TCTL2 — Timer Control 2

\$0021

	Bit 7	6	5	4	3	2	1	Bit 0
į	EDG4B	EDG4A	EDG1B	EDG1A	EDG2B	EDG2A	EDG3B	EDG3A
RESET:	0.	0	0	0	0	0	0	0

Timer Control Configuration

EDGxB	EDGxA	Configuration
0	0	Capture disabled
0	1	Capture on rising edges only
1	0	Capture on falling edges only
1	1	Capture on any edge



TMSK1 — Timer Interrupt Mask 1

\$0022

	Bit 7	6	5	4	3	2	1	Bit 0
	0011	OC2I	OC3I	OC4I	J4/O5I	IC1I	IC2I	IC3I
RESET:	0	0	0	0	0	Ö	0	0

OC1I-OC4I — Output Compare x Interrupt Enable

14/O5I — input Capture 4 or Output Compare 5 Interrupt Enable

IC1I-IC3! — Input Capture x Interrupt Enable

NOTE

Control bits in TMSK1 correspond bit for bit with flag bits in TFLG1. Ones in TMSK1 enable the corresponding interrupt sources.

TFLG1 — Timer Interrupt Flag 1

\$0023

	Bit 7	6	5	4	3	2	. 1	Bit 0
	OC1F	OC2F	OC3F	OC4F	14/O5F	IC1F	IC2F	IC3F
RESET:	0	0	0	0	0	0	0	0

Clear flags by writing a one to the corresponding bit position(s).

OC1F-OC4F --- Output Compare x Flag

Set each time the counter matches output compare x value

14/O5F -- Input Capture 4/Output Compare 5 Flag

Set by IC4 or OC5, depending on which function was enabled by I4/O5 bit in PACTL

IC1F-IC3F - Input Capture x Flag

Set each time a selected active edge is detected on the ICx input line



TMSK2 — Timer Interrupt Mask 2

\$0024

	Bit 7	6	5	4	3	. 2	1	Bit 0
	TOI	RTII	PAOVI	PAII	_		PR1	PR0
RESET:	0	0	0	0	0	0	0	0

TOI — Timer Overflow Interrupt Enable

0 = Timer overflow interrupt disabled

1 = Timer overflow interrupt enabled

RTII - Real-Time Interrupt Enable

0 = RTIF interrupts disabled

1 = Interrupt requested when RTIF is set to one.

NOTE

Control bits [7:4] in TMSK2 correspond bit for bit with flag bits [7:4] in TFLG2. Ones in TMSK2 enable the corresponding interrupt sources.

PAOVI — Pulse Accumulator Overflow Interrupt Enable Refer to **Pulse Accumulator**.

PAII — Pulse Accumulator Interrupt Enable Refer to Pulse Accumulator.

Bits [3:2] — Not implemented Always read zero

PR[1:0] — Timer Prescaler Select

In normal modes, PR1 and PR0 can only be written once, and the write must occur within 64 cycles after reset. Refer to **Main Timer** for specific timing values.

PR[1:0]	Prescaler
0.0	1
01	4
10	8
11	16



TFLG2 — Timer Interrupt Flag 2

\$0025

	Bit 7	6	5	4	3	2	1	Bit 0
	TOF	RTIF	PAOVF	PAIF				
RESET:	0	0	0	0	0	0	0	0

Clear flags by writing a one to the corresponding bit position(s).

TOF — Timer Overflow Flag
Set when TCNT changes from \$FFFF to \$0000

RTIF — Real-Time (Periodic) Interrupt Flag
Set periodically. Refer to RTR[1:0] bits in PACTL register.

PAOVF — Pulse Accumulator Overflow Flag Refer to **Pulse Accumulator**.

PAIF — Pulse Accumulator Input Edge Flag Refer to **Pulse Accumulator**.

Bits [3:0] — Not implemented Always read zero

PACTL — Pulse Accumulator Control

\$0026

	Bit 7	6	5	4	3	2	1	Bit 0
	_	PAEN	PAMOD	PEDGE		14/05	RTR1	RTR0
RESET:	0	0	0	0	0	0	0	0

Bit 7 — Not implemented Always reads zero

PAEN — Pulse Accumulator System Enable Refer to **Pulse Accumulator**.

PAMOD — Pulse Accumulator Mode Refer to **Pulse Accumulator**.

PEDGE — Pulse Accumulator Edge Control Refer to **Pulse Accumulator**.

Bit 3 — Not implemented Always reads zero

I4/O5 — Input Capture 4/Output Compare 5
Configure TI4/O5 for input capture or output compare
0 = OC5 enabled
1 = IC4 enabled

RTR[1:0] — Real-Time Interrupt (RTI) Rate Refer to Real-Time Interrupt.



Real-Time Interrupt

The real-time interrupt (RTI) function can generate interrupts at different fixed periodic rates. These rates are a function of the MCU oscillator frequency and the value of the software-accessable control bits, RTR1 and RTR0. These bits determine the rate at which interrupts are requested by the RTI system. The RTI system is driven by an E divided by 2¹³ rate clock compensated so that it is independent of the timer prescaler. The RTR1 and RTR0 control bits select an additional division factor. RTI is set to its fastest rate by default out of reset and can be changed at any time. Refer to interrupt enable and flag bits in TMSK2 and TFLG2 registers.

Real-Time Interrupt Rates

RTR [1:0]	Divide E By	XTAL = 8.0 MHz	XTAL = 12.0 MHz	XTAL = 16.0 MHz
00	213	4.096 ms	2.731 ms	2.048 ms
0 1	214	8.192 ms	5.461 ms	4.096 ms
10	215	16.384 ms	10.923 ms	8.192 ms
11	216	32.768 ms	21.845 ms	16.384 ms
, , ,	E=	2.0 MHz	3.0 MHz	4.0 MHz




Pulse Accumulator

The MC68HC11KA4/KA2 has an 8-bit counter that can be configured as a simple event counter or for gated time accumulation. The counter can be read or written at any time.

The port A bit 7 I/O pin can be configured to act as a clock in event counting mode, or as a gate signal to enable a free-running clock (E divided by 64) to the 8-bit counter in gated time accumulation mode.

	Selected	Common XTAL Frequencies					
	Crystal	8.0 MHz	12.0 MHz	16.0 MHz 4.0 MHz 250 ns			
CPU Clock	(E)	2.0 MHz	3.0 MHz				
Cycle Time	(1/E)	500 ns	333 ns				
	Pulse Acc	umulator (Gated	Mode)				
(E/2 ⁶)	1 count —	32.0 µs	21.330 μs	16.0 μs			
(E/2 ¹⁴)	overflow	8.192 ms	5.461 ms	4.096 ms			



Pulse Accumulator System Block Diagram



TMSK2 — Timer Interrupt Mask 2

\$0024

	Bit 7	6	5	4	3	2	1	Bit 0
	TOI	RTII	PAOVI	PAII		_	PR1	PR0
RESET:	0	0	0	0	0	0	0	0

TOI — Timer Overflow Interrupt Enable Refer to **Main Timer**.

RTII — Real-Time Interrupt Enable
Refer to Main Timer.

PAOVI — Pulse Accumulator Overflow Interrupt Enable

0 = Pulse accumulator overflow interrupt disabled

1 = Pulse accumulator overflow interrupt enabled

PAII — Pulse Accumulator Input Interrupt Enable

0 = Pulse accumulator input interrupt disabled

1 = Pulse accumulator input interrupt enabled if PAIF bit in TFLG2 register is set

Bits [3:2] — Not implemented Always read zero

PR[1:0] — Timer Prescaler Select Refer to **Main Timer**.

NOTE

Control bits [7:4] in TMSK2 correspond bit for bit with flag bits [7:4] in TFLG2. Ones in TMSK2 enable the corresponding interrupt sources.

TFLG2 — Timer Interrupt Flag 2

\$0025

	Bit 7	6	5	4	3	2	1	Bit 0
	TOF	RTIF	PAOVF	PAIF	_	_	_	
RESET:	0	0	0	0	0	0	0	0.

Clear flags by writing a one to the corresponding bit position(s).

TOF — Timer Overflow Enable Refer to **Main Timer**.

RTIF — Real-Time Interrupt Flag
Refer to Main Timer.

PAOVF — Pulse Accumulator Overflow Flag Set when PACNT changes from \$FF to \$00



PAIF — Pulse Accumulator Input Edge Flag
Set each time a selected active edge is detected on the PAI input line

Bits [3:0] — Not implemented Always read zero

PACTL — Pulse Accumulator Control

\$0026

•	Bit 7	6	5	4	3	2	1	Bit 0
		PAEN	PAMOD	PEDGE		14/05	RTR1	RTR0
RESET:	0	0	0	0	0	0	0	0

Bit 7 — Not implemented Always reads zero

PAEN - Pulse Accumulator System Enable

0 = Pulse accumulator disabled

1 = Pulse accumulator enabled

PAMOD — Pulse Accumulator Mode

0 = Event counter

1 = Gated time accumulation

PEDGE — Pulse Accumulator Edge Control

- 0 = In event mode, falling edges increment counter. in gated accumulation mode, high level enables accumulator and falling edge sets PAIF.
- 1 = In event mode, rising edges increment counter. In gated accumulation mode, low level enables accumulator and rising edge sets PAIF.

Bit 3 — Not implemented Always reads zero

14/O5 — Input Capture 4/Output Compare 5
Refer to **Main Timer**.

RTR[1:0] — Real-Time Interrupt Rate Refer to **Main Timer**.

PACNT — Pulse Accumulator Counter

\$0027

Bit 7	6	5	4	3	2	1	Bit 0
Bit 7	6	5	4	3	2	1	Bit 0

Can be read and written.



Pulse-Width Modulation Timer

The MC68HC11KA4/KA2 MCU contains a PWM timer that is composed of a four-channel 8-bit modulator. Each of the modulators can create independent continuous waveforms with software-selectable duty rates from 0% to 100%.

The PWM provides up to four pulse-width modulated waveforms on specific port H pins. Each channel has its own counter. Pairs of counters can be concatenated to create 16-bit PWM outputs based on 16-bit counts. Three clock sources (A, B, and S) give the PWM a wide range of frequencies.


Four control registers configure the PWM outputs — PWCLK, PWPOL, PWSCAL, and PWEN. The PWCLK register selects the prescale value for PWM clock sources and enables the 16-bit counters. The PWPOL register determines each channel's polarity and selects the clock source for each channel. The PWSCAL register derives a user-scaled clock, based on the A clock source, and the PWEN register enables the PWM channels.

Each channel has a separate 8-bit counter, period register, and duty cycle register. The period and duty cycle registers are double buffered so that if they are changed while the channel is enabled, the change does not take effect until the counter rolls over or the channel is disabled.

With channels configured for 8-bit mode and E=4 MHz, PWM signals of 40 kHz (1% duty cycle resolution) to less than 10 Hz (approximately 0.4% duty cycle resolution) can be produced. By configuring the channels for 16-bit mode with E=4 MHz, PWM periods greater than one minute are possible.

In 16-bit mode, duty cycle resolution of almost 15 parts per million can be achieved (at a PWM frequency of about 60 Hz). In the same system, a PWM frequency of 1 kHz corresponds to a duty cycle resolution of 0.025%.





Pulse Width Modulation Block Diagram



PWCLK -- Pulse-Width Modulation Clock Select

\$0060

	Bit 7	6	5	4	3	2	1	Bit 0	_
	CON34	CON12	PCKA2	PCKA1	_	PCKB3	PCKB2	PCKB1	
RESET:	0	0	0	0	0	0	0	0	

CON34 — Concatenate Channels 3 and 4

Channel 3 is high-order byte, and channel 4 (port H, bit 3) is output. Clock source is determined by PCLK4.

- 0 = Channels 3 and 4 are separate 8-bit PWMs.
- 1 = Channels 3 and 4 are concatenated to create one 16-bit PWM channel.

CON12 — Concatenate Channels One and Two

Channel 1 is high order byte, and channel 2 (port H, bit 1) is output. Clock source is determined by PCLK2.

- 0 = Channels 1 and 2 are separate 8-bit PWMs
- 1 = Channels 1 and 2 are concatenated to create one 16-bit PWM channel.

PCKA[2:1] — Prescaler for Clock A (See also PWSCAL register) Determines the rate of clock A

PCKA[2:1]	Value of Clock A
0.0	E
01	E/2
10	E/4
11	E/8

Bit 3 — Not implemented Always reads zero

PCKB[3:1] — Prescaler for Clock B Determines the rate for clock B

PCKB[3:1]	Value of Clock B
000	E
001	E/2
010	E/4
011	E/8
100	E/16
101	E/32
110	E/64
111	E/128



PWPOL — Pulse-Width Modulation Timer Polarity

\$0061

	Bit 7	6	5	4	3	2	1	Bit 0
	PCLK4	PCLK3	PCLK2	PCLK1	PPOL4	PPOL3	PPOL2	PPOL1
RESET:	0	0	0	0	0	0	0	0

PCLK4 — Pulse-Width Channel 4 Clock Select

0 = Clock B is source

1 = Clock S is source

PCLK3 — Pulse-Width Channel 3 Clock Select

0 = Clock B is source

1 = Clock S is source

PCLK2 --- Pulse-Width Channel 2 Clock Select

0 = Clock A is source

1 = Clock S is source

PCLK1 — Pulse-Width Channel 1 Clock Select

0 = Clock A is source

1 = Clock S is source

PPOL[4:1] — Pulse-Width Channel x Polarity

- 0 = PWM channel x output is low at the beginning of the clock cycle and goes high when duty count is reached
- 1 = PWM channel x output is high at the beginning of the clock cycle and goes low when duty count is reached

PWSCAL — Pulse-Width Modulation Timer Prescaler

\$0062

,	Bit 7	6	5	4	3	2	1	Bit 0
	7	6	5	4	3	2	1	0
RESET:	0 .	0	0	0	0	0	0	0

Scaled clock S is generated by dividing clock A by the value in PWSCAL, then dividing the result by 2. If PWSCAL = \$00, divide clock A by 256, then divide the result by 2.

PWEN — Pulse-Width Modulation Timer Enable

\$0063

	Bit 7	6	5	4	3	. 2	1	Bit 0
	TPWSL	DISCP			PWEN4	PWEN3	PWEN2	PWEN1
RESET:	0	0	. 0	0	0	0	0	0

TPWSL — PWM Scaled Clock Test Bit (TEST)

DISCP — Disable Compare Scaled E Clock (TEST)



Bits [5:4] — Not implemented Always read zero

PWEN[1:4] — Pulse-Width Channel 1-4

0 = Channel disabled

1 = Channel enabled

PWCNT[1:4] — Pulse-Width Modulation Timer Counter 1 to 4

\$0064-\$0067

\$ 0 064	Bit 7	6	5	4	3	2	1	Bit 0	PWCNT1
\$ 0 065	Bit 7	6	5	4	3	2	1	Bit 0	PWCNT2
\$ 0 066	Bit 7	6	5	4	3	2	1	Bit 0	PWCNT3
\$ 0 067	Bit 7	6	5	4	3	2	1	Bit 0	PWCNT4
RESET:	0	Ō	0	0	0	0	0	0	-

PWCNT[1:4]

Begins count using whichever clock was selected

PWPER[1:4] - Pulse-Width Modulation Timer Period 1 to 4

\$0068-\$006B

									_
\$ 0 068	Bit 7	6	5	4	3	2	1	Bit 0	PWPER1
\$0 069	Bit 7	6	- 5	4	3	2	1	Bit 0	PWPER2
\$ 0 06A	Bit 7	6	5	4	3	2	1	Bit 0	PWPER3
\$ 0 06B	Bit 7	6	5	4	3	2	1	Bit 0	PWPER4
RESET:	1	1	1	1	. 1	1	1	1	_

PWPER[1:4]

Determines period of associated PWM channel

PWDTY[1:4] — Pulse-Width Modulation Timer Duty Cycle 1 to 4

\$006C-\$006F

	Bit 7	6	5	4	3	2	1	Bit 0	_
\$ 0 06C	Bit 7	6	5	4	3	2	1	Bit 0	PWDTY1
\$ 0 06D	Bit 7	6	5	4	3	2	1	Bit 0	PWDTY2
\$ 0 06E	Bit 7	6	5	4	3	2	1	Bit 0	PWDTY3
\$0 06F	Bit 7	6	5	4	3	.2	1	Bit 0	PWDTY4
RESET:	1	1	1	1	1	. 1	1	1	-

PWDTY[1:4]

Determines duty cycle of associated PWM channel



Home Page:

www.freescale.com

email:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road

Chandler, Arizona 85224

(800) 521-6274

480-768-2130

support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH

Technical Information Center

Schatzbogen 7

81829 Muenchen, Germany

+44 1296 380 456 (English)

+46 8 52200080 (English)

+49 89 92103 559 (German)

+33 1 69 35 48 48 (French)

support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.

Headquarters

ARCO Tower 15F

1-8-1, Shimo-Meguro, Meguro-ku

Tokyo 153-0064, Japan

0120 191014

+81 2666 8080

support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.

Technical Information Center

2 Dai King Street

Tai Po Industrial Estate,

Tai Po, N.T., Hong Kong

+800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor

Literature Distribution Center

P.O. Box 5405

Denver, Colorado 80217

(800) 441-2447

303-675-2140 Fax: 303-675-2150

LDCForFreescaleSemiconductor

@hibbertgroup.com

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

