

Freescale Semiconductor

MCF51QW256 Data Sheet

This is the MCF51QW256 Data Sheet set consisting of the following files:

- MCF51QW256 Data Sheet Addendum, Rev 1
- MCF51QW256 Data Sheet, Rev 1





Freescale Semiconductor Data Sheet Addendum

MCF51QW256DSAD Rev.1, 07/2013

MCF51QW256 Data Sheet Addendum

This errata document describes corrections to the *MCF51QW256 Microcontroller Data Sheet*, order number MCF51QW256DS. For convenience, the addenda items are grouped by revision. Please check our website at http://www.freescale.com for the latest updates.

The current version available of the *MCF51QW256 Microcontroller Data Sheet* is Revision 1.0.

Table of Contents

1	Addendum for Revision 1.0	2
2	Revision history	2





Addendum for Revision 1.0

1 Addendum for Revision 1.0

Table 1. MCF51QW256DS Rev 1.0 addendum

Location		Description						
Table 5, "Power mode transition operating	Updated the numbers in Power Mode Transition Operating Behaviors table.							
behaviors"/Page 11	Symbol	Description	Min	Max	Unit	Note		
	t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.85 V to execution of the first instruction across the operating temperature range of the chip. • V_{DD} slew rate \geq 6.2 kV/s • V_{DD} slew rate \leq 6.2 kV/s	-	300 1.85 V/(V _{DD} slew rate in Volts per µs)	μs	1		
		VLLS1 → RUN	_	165	μs	1,2		
		VLLS2 → RUN	-	123	μs	1,2		
		VLLS3 → RUN	_	123	μs	1,2		
		$VLLPS \rightarrow RUN$	-	6.5	μs	2		
		$STOP \rightarrow RUN$	-	6.5	μs	2		
	² The wa	I boot (FTFL_FOPT[LPBOOT] is 1). ake-up time includes the execution time for clear. Wake-up time is measured from from Clear performed by software.			•			

2 Revision history

Table 2 provides a revision history for this document.

Table 2. Revision history Table

Revision	Substantive changes	Date of release
1.0	Initial release. Updated the numbers in "Power Mode Transition Operating Behaviors" table.	07/2013

2 Freescale Semiconductor



How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/salestermsandconditions.

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.

Document Number: MCF51QW256DSAD Rev.1

07/2013





reescale Semiconductor

Data Sheet: Technical Data

Document Number: MCF51QW256

Rev. 1, 01/2013

MCF51QW256

MCF51QW256 Microcontroller

Features

- Operating characteristics
 - Voltage range 1.85 V to 3.6 V
 - Flash write voltage 1.85 V to 3.6 V
 - Temperature range (ambient) -40 °C to 85 °C
- · Core features
 - Up to 50 MHz Version 1 (V1) ColdFire CPU
 - Provides 1.10 DMIPS(2.1) per MHz performance when running from internal RAM, 0.99 DMIPS per MHz when running from flash
 - Enhanced Multiply-Accumulate Unit (EMAC)
 - Hardware divide

Clocks

- 1 MHz to 32 MHz crystal oscillator
- 32 kHz crystal oscillator
- Multi-purpose clock generator(MCG)
- System debug, protection, and power management
 - Various stop, wait, and run modes to provide low power based on application needs
 - Illegal opcode and illegal address detection with programmable reset or processor exception response
 - Hardware CRC module to support fast cyclic redundancy checks
 - Cryptographic Acceleration Unit (CAU)
 - Random Number Generator Accelerator (RNGA)

Debug

- Integrated ColdFire DEBUG_Rev_B+ interface with single wire BDM connection
- EzPort support flash In-System Programming

DMA controller

 Four independently programmable DMA controller channels for directly transferring data between system memory and I/O peripherals

Timers

- Motor control/general purpose timer (FTM)
- 16-bit modulo timer (MTIM)
- Low-power timer/pulse counter (LPTMR0)

Communications

- Universal asynchronous receivers/transmitters (UART)/Serial communications interface (SCI) with Smart Card support and FIFO
- Serial peripheral interface (SPI) with FIFO
- Inter-Integrated Circuit (I2C)

• Input/output

- All pins with interrupt with selectable polarity
- Up to 14 pins with programmable glitch filter
- Up to 14 rapid general purpose I/O (RGPIO) pins

• On-Chip Memory

- Flash FlexMemory for additional program space or EEPROM
- Flash security features and block protection

System RAM

- Protected from single-bit errors by nibble parity checking
- Ability for software to insert single-bit errors to "check the checkers"





Table of Contents

1 Par	t identifi	ication	3		4.4.1	Thermal	operating requirements	17
1.1	Descri	ption	3		4.4.2	Thermal	attributes	17
2 Ter	minolog	y and guic	lelines3	5 Pe	ripheral	specification	ons	18
2.1	Definit	ion: Opera	ting requirement3	5.1	Core	modules		18
2.2	Definit	ion: Opera	ting behavior3		5.1.1	Debug s	pecifications	18
2.3	Definit	ion: Attribu	.te4	5.2	Syste	m modules	5	18
2.4	Definit	ion: Rating	J4		5.2.1	EzPort s	witching specifications	18
2.5	Result	of exceed	ling a rating5	5.3	Memo	ories and m	nemory interfaces	19
2.6	Relation	onship bet	ween ratings and operating		5.3.1	Flash ele	ectrical specifications	19
	require	ements	5			5.3.1.1	Flash timing specifications —	
2.7	Guidel	lines for ra	tings and operating requirements5				program and erase	20
2.8	Definit	ion: Typica	al value6			5.3.1.2	Flash timing specifications —	
2.9	Typica	al Value Co	onditions7				commands	20
3 Rat	ings		7			5.3.1.3	Flash high voltage current behaviors.	21
3.1	Therm	al handling	g ratings7			5.3.1.4	Reliability specifications	22
3.2	Moistu	ıre handlin	g ratings7			5.3.1.5	Write endurance to FlexRAM for	
3.3	ESD h	andling ra	tings7				EEPROM	22
3.4	Voltag	e and curr	ent operating ratings8	5.4	Clock	modules		24
4 Gei	neral		8		5.4.1	MCG sp	ecifications	24
4.1	AC ele	ectrical cha	racteristics8		5.4.2	Oscillato	r electrical specifications	26
4.2	Nonsw	vitching ele	ectrical specifications9			5.4.2.1	Oscillator DC electrical specifications	. 26
	4.2.1	Voltage a	and current operating requirements9			5.4.2.2	Oscillator frequency specifications	28
	4.2.2	LVD and	POR operating requirements9		5.4.3	32 kHz (Oscillator Electrical Characteristics	29
	4.2.3	Voltage a	and current operating behaviors10			5.4.3.1	32 kHz oscillator DC electrical	
	4.2.4	Power m	ode transition operating behaviors11				specifications	29
	4.2.5	Current o	consumption operating behaviors12			5.4.3.2	32 kHz oscillator frequency	
		4.2.5.1	Diagram: Typical IDD_RUN operating				specifications	29
			behavior13	5.5	Comn	nunication	interfaces	30
	4.2.6	EMC rad	iated emissions operating behaviors14		5.5.1	SPI swite	ching specifications	30
		4.2.6.1	Designing with radiated emissions in	6 Dir	nension	s		33
			mind15	6.1	Obtai	ning packa	ge dimensions	33
	4.2.7	Capacita	nce attributes15	7 Pir	out			33
4.3	Switch	ning electri	cal specifications15	7.1	Pinou	t Diagram.		33
	4.3.1	General	Switching Specifications15	7.2	Signa	l Multiplexi	ng and Pin Assignments	35
4.4	Therm	al specific	ations17					



1 Part identification

1.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2 Terminology and guidelines

2.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

2.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	0.9	1.1	V

2.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

2.2.1 Example

This is an example of an operating behavior:



reminology and guidelines

Symbol	Description	Min.	Max.	Unit
***	Digital I/O weak pullup/ pulldown current	10	130	μΑ

2.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

2.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

2.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.


2.4.1 Example

This is an example of an operating rating:


Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	-0.3	1.2	V



2.5 Result of exceeding a rating



2.6 Relationship between ratings and operating requirements



2.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

MCF51QW256 Microcontroller Data Sheet, Rev. 1, 01/2013.

2.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


2.8.1 **Example 1**

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

2.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:





2.9 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	°C
V_{DD}	3.3 V supply voltage	3.3	V

3 Ratings

3.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	- 55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2
	Solder temperature, leaded	_	245		

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

3.2 Moisture handling ratings

Symb	I Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

^{1.} Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

3.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-2000	2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	500	V	2



Genera

Symbol	Description	Min.	Max.	Unit	Notes
V _{MM}	Electrostatic discharge voltage, machine model	-200	200	V	3
I _{LAT}	Latch-up Current at ambient temperature of 85 °C	-100	100	mA	

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD22-A115, *Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM)*.

3.4 Voltage and current operating ratings

Table 1. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V_{DD}	Digital supply voltage	-0.3	3.8	V
I _{DD}	Digital supply current	_	120	mA
V _{IO}	Input voltage	-0.3	V _{DD} + 0.3	V
I _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA

4 General

4.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference



4.2 Nonswitching electrical specifications

4.2.1 Voltage and current operating requirements

Table 2. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.85	3.6	V	
V _{IH}	Input high voltage				1
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.85 V ≤ V _{DD} ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				2
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.85 V ≤ V _{DD} ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
I _{IC}	DC injection current — single pin				3
	• V _{IN} > V _{DD}	0	2	mA	
	• V _{IN} < V _{SS}	0	-0.2	mA	
	DC injection current — total MCU limit, includes sum of				
	all stressed pins • V _{IN} > V _{DD}	0	25	mA	
	• V _{IN} < V _{SS}	0	- 5	mA	
V _{RAM}	V _{DD} voltage required to retain RAM	1.2		V	

- The device always interprets an input as a 1 when the input is greater than or equal to V_{IH} (min.) and less than or equal to V_{IH} (max.), regardless of whether input hysteresis is turned on.
- 2. The device always interprets an input as a 0 when the input is less than or equal to V_{IL} (max.) and greater than or equal to V_{II} (min.), regardless of whether input hysteresis is turned on.
- 3. All functional non-supply pins (except RESET) are internally clamped to V_{SS} and V_{DD}. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{IN} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

4.2.2 LVD and POR operating requirements

Table 3. LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	



Nonswitching electrical specifications

Table 3. LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V_{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.46	2.56	2.66	V	
	Low-voltage warning thresholds — high range					1
V_{LVW1H}	Level 1 falling (LVWV=00)	2.6	2.70	2.8	V	
V_{LVW2H}	Level 2 falling (LVWV=01)	2.7	2.80	2.9	V	
V_{LVW3H}	Level 3 falling (LVWV=10)	2.8	2.90	3.0	V	
V_{LVW4H}	Level 4 falling (LVWV=11)	2.9	3.00	3.1	V	
V_{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	+/-80	_	mV	
V_{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V_{LVW1L}	Level 1 falling (LVWV=00)	1.7	1.80	1.9	V	
V_{LVW2L}	Level 2 falling (LVWV=01)	1.8	1.90	2.0	V	
V_{LVW3L}	Level 3 falling (LVWV=10)	1.9	2.00	2.1	V	
V_{LVW4L}	Level 4 falling (LVWV=11)	2.0	2.10	2.2	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	_	+/-60	_	mV	
t _{LPO}	Internal low power oscillator period	900	1000	1100	μs	
	factory trimmed					

^{1.} Rising thresholds are falling threshold + hysteresis voltage

4.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Max	Unit	Notes
V _{OH}	Output high voltage — high drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -9 \text{ mA}$	V _{DD} – 0.5	_	V	
	• $1.85 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -3 \text{ mA}$	V _{DD} – 0.5	_	V	
	Output high voltage — low drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -2 \text{ mA}$	V _{DD} – 0.5	_	V	
	• $1.85 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -0.6 \text{ mA}$	V _{DD} – 0.5	_	V	
I _{OHT}	Output high current total for all ports	_	100	mA	



Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Max	Unit	Notes
V _{OL}	Output low voltage — high drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 9 \text{ mA}$	_	0.5	V	
	• $1.85 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 3 \text{ mA}$	_	0.5	V	
	Output low voltage — low drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 2 \text{ mA}$	_	0.5	V	
	• $1.85 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 0.6 \text{ mA}$	_	0.5	V	
I _{OLT}	Output low current total for all ports	_	100	mA	
I _{IN}	Input leakage current (per pin)				1
	@ full temperature range	_	1.0	μΑ	
	• @ 25 °C	_	0.1	μΑ	
l _{OZ}	Hi-Z (off-state) leakage current (per pin)	_	1	μA	
R _{PU}	Internal pullup resistors	20	50	kΩ	2
R _{PD}	Internal pulldown resistors	20	50	kΩ	3

- 1. Tested by ganged leakage method
- 2. Measured at Vinput = V_{SS}
- 3. Measured at Vinput = V_{DD}

4.2.4 Power mode transition operating behaviors

All specifications except t_{POR} and VLLSx-RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 50 MHz
- Bus clock (and flash and FlexBus clocks) = 25 MHz

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.85 V to execution of the first instruction across the operating temperature range of the chip.	_	300	μs	1
	RUN → VLLS1 → RUN				1
	• RUN → VLLS1	_	4.4	μs	
	• VLLS1 → RUN	_	124	μs	
	RUN → VLLS2 → RUN				1
	• RUN → VLLS2	_	4.6	μs	
	• VLLS2 → RUN	_	83.6	μs	



Nonswitching electrical specifications

Table 5. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	RUN → VLLS3 → RUN				1
	• RUN → VLLS3	_	4.4	μs	
	VLLS3 → RUN	_	83.6	μs	
	RUN → VLPS → RUN				
	• RUN → VLPS	_	4.4	μs	
	• VLPS → RUN	_	4.6	μs	
	RUN → STOP → RUN				
	• RUN → STOP	_	4.4	μs	
	• STOP → RUN	_	4.6	μs	

^{1.} Normal boot (FTFL_FOPT[LPBOOT] is 1)

4.2.5 Current consumption operating behaviors

Table 6. Current consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash		16	24	mA	1
	• @ 1.85 V • @ 3.0 V	_	16	24	mA	
I _{DD_RUN}	Run mode current — all peripheral clocks enabled, code executing from flash • @ 1.85 V • @ 3.0 V	_ _ _	19.5 20	25.5 26	mA mA	2
I _{DD_WAIT}	Wait mode current at V _{DD} = 3.0 V	_	13	19	mA	3
I _{DD_STOP}	Stop mode current at V _{DD} = 3.0 V	_	0.4	1.8	mA	
I _{DD_VLPR}	Very-low-power run mode current at $V_{DD} = 3.0 \text{ V}$. All peripheral clocks disabled.	_	1.8	3.6	mA	4
I _{DD_VLPR}	Very-low-power run mode current at $V_{DD} = 3.0 \text{ V}$. All peripheral clocks enabled.	_	1.8	3.6	mA	5
I _{DD_VLPW}	Very-low-power wait mode current at V _{DD} = 3 V	_	0.3	1.7	mA	6
I _{DD_VLPS}	Very-low-power stop mode current at V _{DD} = 3.0 V	_	50	900	μA	7
I _{DD_VLLS3}	Very low-leakage stop mode 3 current at $V_{DD} = 3.0 \text{ V}$	_	3.5	200	μA	7
I _{DD_VLLS2}	Very low-leakage stop mode 2 current at $V_{DD} = 3.0 \text{ V}$	_	2.8	110	μΑ	7
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at $V_{DD} = 3.0 \text{ V}$	_	2.3	63	μА	7



- 50 MHz CPU clock not including peripherals or external loads. 25 MHz bus clock. MCG configured for FEI mode. All peripheral clocks disabled.
- 50 MHz CPU clock not including peripherals or external loads. 25 MHz bus clock. MCG configured for FEI mode. All peripheral clocks enabled.
- 3. 50 MHz CPU clock. 25 MHz bus clock. MCG configured for FEI mode.
- 4. 2 MHz CPU clock and 1 MHz bus clock. MCG configured for fast IRCLK mode. All peripheral clocks disabled. Code executing from flash.
- 5. 2 MHz CPU clock and 1 MHz bus clock. MCG configured for fast IRCLK mode. All peripheral clocks enabled, but peripherals are not in active operation. Code executing from flash.
- 6. 2 MHz CPU clock and 1 MHz bus clock. MCG configured for fast IRCLK mode. All peripheral clocks disabled.
- 7. OSC clocks disabled.

4.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode, except for 50 MHz core (FEI mode)
- For the All Peripheral Clocks Disabled curve, all peripheral clocks are disabled except flash
- For the All Peripheral Clocks Enabled curve, all peripheral clocks are enabled but peripherals are not in active operation
- No GPIOs toggled
- Code execution from flash memory






Figure 2. Run mode supply current vs. core frequency

4.2.6 EMC radiated emissions operating behaviors Table 7. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15-50	12	dΒμV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	14		
V _{RE3}	Radiated emissions voltage, band 3	150–500	11		
V _{RE4}	Radiated emissions voltage, band 4	500-1000	12		
V _{RE_IEC}	IEC level	0.15-1000	М	_	1, 3

Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150
kHz to 1 GHz Part 1: General Conditions and Definitions, IEC Standard 61967-2, Integrated Circuits - Measurement of
Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported



emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2. $V_{DD} = 3 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $f_{OSC} = 16 \,\text{MHz}$ (crystal), $f_{BUS} = 25 \,\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method.

4.2.6.1 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

4.2.7 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
1	Input capacitance: analog pins	_	7	pF
	Input capacitance: digital pins	_	7	pF

4.3 Switching electrical specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mod	le			
f _{SYS}	System and core clock	_	50	MHz	
f _{BUS}	Bus clock	_	25	MHz	
f _{LPTMR}	LPTMR clock	_	25	MHz	
	VLPR mode				
f _{SYS}	System and core clock	_	1.2	MHz	
f _{BUS}	Bus clock	_	0.6	MHz	
f _{LPTMR}	LPTMR clock	_	25	MHz	





4.3.1 General Switching Specifications

These general purpose specifications apply to all signals configured for GPIO, MTIM, IRQ, and I^2C signals. The conditions are 50 pF load, $V_{DD} = 1.85$ V to 3.6 V and full temperature range. The GPIO are set for high drive, no slew rate control and no input filter, digital or analog, unless otherwise specified.

Num	Characteristic	Min	Max	Unit
G1	Bus clock from CLK_OUT pin high to GPIO output valid	_	32	ns
G2	Bus clock from CLK_OUT pin high to GPIO output invalid (output hold)	4	_	ns
G3	GPIO input valid to bus clock high	28	_	ns
G4	Bus clock from CLK_OUT pin high to GPIO input invalid	_	4	ns
G5	GPIO pin interrupt pulse width (digital glitch filter disabled) Synchronous path ¹	1.5	_	Bus clock cycles
G6	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) Asynchronous path ²	100	_	ns
G7	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) Asynchronous path ²	50	_	ns
G8	External reset pulse width (digital glitch filter disabled)	100	_	ns
G9	Mode select (MS) hold time after reset deassertion	2	_	Bus clock

Table 10. General control timing

- 1. The greater synchronous or asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.




Figure 3. GPIO timing diagram

cycles



These general purpose specifications apply to all signals configured for RGPIO, FTM, and UART/SCI. The conditions are 25 pF load, $V_{DD} = 1.85 \text{ V}$ to 3.6 V, and full temperature range. The GPIO are set for high drive, no slew rate control and no input filter, digital or analog, unless otherwise specified.

Table 11. RGPIO/SCI general control timing

Num	Characteristic	Min	Max	Unit
R1	CPUCLK from CLK_OUT pin high to GPIO output valid	_	16	ns
R2	CPUCLK from CLK_OUT pin high to GPIO output invalid (output hold)	2	_	ns
R3	GPIO input valid to bus clock high	14	_	ns
R4	CPUCLK from CLK_OUT pin high to GPIO input invalid	_	2	ns
R5	GPIO pin interrupt pulse width (digital glitch filter disabled) Synchronous path ¹	1.5	_	CPU clock cycles

^{1.} The greater synchronous or asynchronous timing must be met.

4.4 Thermal specifications

4.4.1 Thermal operating requirements

Table 12. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	105	°C
T _A	Ambient temperature	-40	85	°C

4.4.2 Thermal attributes

Board type	Symbol	Description	44 MAPLGA	Unit	Notes
Single- layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	94	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	47	°C/W	1
Single- layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	78	°C/W	1
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	43	°C/W	1
_	$R_{\theta JB}$	Thermal resistance, junction to board	25	°C/W	2



reripheral specifications

Board type	Symbol	Description	44 MAPLGA	Unit	Notes
_	R _{eJC}	Thermal resistance, junction to case	30	°C/W	3
_	Ψ_{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	4	°C/W	4

- Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions
 —Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method
 Environmental Conditions Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions*—Natural Convection (Still Air).

5 Peripheral specifications

5.1 Core modules

5.1.1 Debug specifications

Table 13. Background debug mode (BDM) timing

Number	Symbol	Description	Min.	Max.	Unit
1	tmssu	BKGD/MS setup time after issuing background debug force reset to enter user mode or BDM	500	_	ns
2			100	_	μs

To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.

5.2 System modules

5.2.1 EzPort switching specifications

Table 14. EzPort signal timing

Num	Description	Min.	Max.	Unit
_	Operating voltage	1.85	3.6	V



Table 14.	EzPort signal tim	ing (continued)
-----------	-------------------	-----------------

Num	Description	Min.	Max.	Unit
EP1	EZP_CK frequency of operation (all commands except READ)	_	f _{SYS} /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	_	f _{SYS} /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t _{EZP_CK}	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	5	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output setup	_	12	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns

NOTE Input slew rate of 2 ns and output load of 35 pF.




Figure 4. EzPort timing diagram

5.3 Memories and memory interfaces

5.3.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.



5.3.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 15. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm4}	Longword Program high-voltage time	_	7.5	18	μs	
t _{hversscr}	Sector Erase high-voltage time	_	13	113	ms	1
t _{hversblk32k}	Erase Block high-voltage time for 32 KB	_	52	452	ms	1
t _{hversblk128k}	Erase Block high-voltage time for 128 KB	_	208	1808	ms	1

^{1.} Maximum time based on expectations at cycling end-of-life.

5.3.1.2 Flash timing specifications — commands Table 16. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t _{rd1blk32k}	32 KB data flash	_	_	0.5	ms	
t _{rd1blk128k}	128 KB program flash	_	_	1.7	ms	
t _{rd1sec1k}	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t _{pgmchk}	Program Check execution time	_	_	45	μs	1
t _{rdrsrc}	Read Resource execution time	_	_	30	μs	1
t _{pgm4}	Program Longword execution time	_	65	145	μs	
	Erase Flash Block execution time					2
t _{ersblk32k}	32 KB data flash	_	55	465	ms	
t _{ersblk128k}	128 KB program flash	_	220	1850	ms	
t _{ersscr}	Erase Flash Sector execution time	_	14	114	ms	2
	Program Section execution time					
t _{pgmsec512}	512 bytes flash	_	4.7	_	ms	
t _{pgmsec1k}	• 1 KB flash	_	9.3	_	ms	
t _{rd1all}	Read 1s All Blocks execution time	_	_	1.8	ms	
t _{rdonce}	Read Once execution time	_	_	25	μs	1
t _{pgmonce}	Program Once execution time	_	65	_	μs	
t _{ersall}	Erase All Blocks execution time	_	490	4200	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	_	_	30	μs	1



Table 16. Flash command timing specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Swap Control execution time					
t _{swapx01}	control code 0x01	_	200	_	μs	
t _{swapx02}	control code 0x02	_	70	150	μs	
t _{swapx04}	control code 0x04	_	70	150	μs	
t _{swapx08}	control code 0x08	_	_	30	μs	
	Program Partition for EEPROM execution time					
t _{pgmpart32k}	32 KB FlexNVM	_	70	_	ms	
	Set FlexRAM Function execution time:					
t _{setramff}	Control Code 0xFF	_	50	_	μs	
t _{setram8k}	8 KB EEPROM backup	_	0.3	0.5	ms	
t _{setram32k}	32 KB EEPROM backup	_	0.7	1.0	ms	
	Byte-write to FlexRAM	for EEPROM	l operation			
t _{eewr8bers}	Byte-write to erased FlexRAM location execution time	_	175	260	μs	3
	Byte-write to FlexRAM execution time:					
t _{eewr8b8k}	8 KB EEPROM backup	_	340	1700	μs	
t _{eewr8b16k}	16 KB EEPROM backup	_	385	1800	μs	
t _{eewr8b32k}	32 KB EEPROM backup	_	475	2000	μs	
	Word-write to FlexRAM	for EEPRON	И operation			
t _{eewr16bers}	Word-write to erased FlexRAM location execution time	_	175	260	μs	
	Word-write to FlexRAM execution time:					
t _{eewr16b8k}	8 KB EEPROM backup	_	340	1700	μs	
t _{eewr16b16k}	16 KB EEPROM backup	_	385	1800	μs	
t _{eewr16b32k}	32 KB EEPROM backup	_	475	2000	μs	
	Longword-write to FlexRA	M for EEPR	OM operation	<u> </u>	I	
t _{eewr32bers}	Longword-write to erased FlexRAM location execution time	_	360	540	μs	
	Longword-write to FlexRAM execution time:					
t _{eewr32b8k}	8 KB EEPROM backup	_	545	1950	μs	
t _{eewr32b16k}	16 KB EEPROM backup	_	630	2050	μs	
t _{eewr32b32k}	32 KB EEPROM backup	_	810	2250	μs	

- 1. Assumes 25 MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- 3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.



wemories and memory interfaces

5.3.1.3 Flash high voltage current behaviors Table 17. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

5.3.1.4 Reliability specifications Table 18. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
	Prograr	n Flash			•	
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	_	years	
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100	_	years	
n _{nvmcycp}	Cycling endurance	10 K	50 K	_	cycles	2
	Data	Flash				
t _{nvmretd10k}	Data retention after up to 10 K cycles		50	_	years	
t _{nvmretd1k}	Data retention after up to 1 K cycles	20	100	_	years	
n _{nvmcycd}	Cycling endurance	10 K	50 K	_	cycles	2
	FlexRAM a	s EEPROM				
t _{nvmretee100}	Data retention up to 100% of write endurance	5	50	_	years	
t _{nvmretee10}	Data retention up to 10% of write endurance	20	100	_	years	
	Write endurance					3
n _{nvmwree16}	EEPROM backup to FlexRAM ratio = 16	35 K	175 K	_	writes	
n _{nvmwree128}	EEPROM backup to FlexRAM ratio = 128	315 K	1.6 M	_	writes	
n _{nvmwree512}	EEPROM backup to FlexRAM ratio = 512	1.27 M	6.4 M	_	writes	
n _{nvmwree4k}	EEPROM backup to FlexRAM ratio = 4096	10 M	50 M	_	writes	
n _{nvmwree8k}	EEPROM backup to FlexRAM ratio = 8192	20 M	100 M	_	writes	

Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

5.3.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

^{2.} Cycling endurance represents number of program/erase cycles at -40°C \leq T_i \leq 105°C.

Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 105°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup. Minimum and typical values assume all byte-writes to FlexRAM.



The bytes not assigned to data flash via the FlexNVM partition code are used by the flash memory module to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes_FlexRAM =
$$\frac{\text{EEPROM} - 2 \times \text{EEESIZE}}{\text{EEESIZE}} \times \text{Write_efficiency} \times n_{\text{nvmcycd}}$$

where

- Writes_FlexRAM minimum number of writes to each FlexRAM location
- EEPROM allocated FlexNVM based on DEPART; entered with the Program Partition command
- EEESIZE allocated FlexRAM based on DEPART; entered with the Program Partition command
- Write_efficiency
 - 0.25 for 8-bit writes to FlexRAM
 - 0.50 for 16-bit or 32-bit writes to FlexRAM
- n_{nvmcycd} data flash cycling endurance (the following graph assumes 10,000 cycles)



CIOCK modules




Figure 5. EEPROM backup writes to FlexRAM

5.4 Clock modules

5.4.1 MCG specifications

Table 19. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	_	32.768	_	kHz	
Δf _{ints_t}	Total deviation of internal reference frequency (slow clock) over voltage and temperature	_	± 0.5	± 14	%	1, 2
f _{ints_t}	Internal reference frequency (slow clock) — user trimmed	31.0	_	34.0	kHz	
$\Delta_{fdco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.25	± 0.6	%f _{dco}	2
Δf_{dco_t}	Total deviation of trimmed average DCO output frequency over voltage and temperature	_	± 0.5	± 14	%f _{dco}	1, 2



Table 19. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
Δf_{dco_t}		rimmed average DCO output ed voltage and temperature	_	± 0.5	_	%f _{dco}	1, 2
f _{intf_ft}		frequency (fast clock) — nominal VDD and 25°C	_	4	_	MHz	
Δf_{intf_t}		nternal reference frequency oltage and temperature	_	± 10	± 15	%	
f _{intf_t}	Internal reference trimmed at nomina	frequency (fast clock) — user Il VDD and 25 °C	3	_	5	MHz	3
f _{loc_low}	Loss of external clock minimum frequency — RANGE = 00		(3/5) x f _{ints_t}	_	_	kHz	
f _{loc_high}	Loss of external clock minimum frequency — RANGE = 01, 10, or 11		(16/5) x f _{ints_t}	_	_	kHz	
	1	F	LL		ļ	!	!
f _{dco}	DCO output frequency range	Low range (DRS=00) $640 \times f_{ints_t}$	19.84	20.97	21.76 MHz 4	4,	
		Mid range (DRS=01) 1280 × f _{ints t}	39.68	41.94	43.52	MHz	
		Mid-high range (DRS=10)	59.52	62.91	65.28	MHz	-
		$1920 \times f_{ints_t}$ High range (DRS=11) $2560 \times f_{ints_t}$	79.36	83.89	87.04	MHz	z
fdco_t_DMX32	DCO output frequency	Low range (DRS=00) $732 \times f_{ints_t}$	_	23.99	_	MHz	5, 6
		Mid range (DRS=01) 1464 × f _{ints_t}	_	47.97	_	MHz	
		Mid-high range (DRS=10) 2197 × f _{ints_t}	_	71.99	_	MHz	
		High range (DRS=11) 2929 × f _{ints_t}	_	95.98	_	MHz	
J _{cyc_fll}	FLL period jitter	_	_	70	140	ps	7
t _{fll_acquire}	FLL target frequen	cy acquisition time	_	_	1	ms	8
		Р	LL				
f _{vco}	VCO operating frequency		48.0	_	100	MHz	
I _{pll}	• PLL @ 96 M	PLL operating current • PLL @ 96 MHz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = 2 MHz, VDIV multiplier = 48)		1060	_	μА	9
I _{pll}	PLL operating current • PLL @ 48 MHz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = 2 MHz, VDIV multiplier = 24)		_	600	_	μΑ	9
	2 MHz, VDIV multiplier = 24)						1



Ciock modules

Table 19. MCG specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
J _{cyc_pll}	PLL period jitter (RMS)					10
	• f _{vco} = 48 MHz	_	120	_	ps	
	• f _{vco} = 100 MHz	_	50	_	ps	
J _{acc_pll}	PLL accumulated jitter over 1µs (RMS)					10
	• f _{vco} = 48 MHz	_	1350	_	ps	
	• f _{vco} = 100 MHz	_	600	_	ps	
D _{lock}	Lock entry frequency tolerance	± 1.49	_	± 2.98	%	
D _{unl}	Lock exit frequency tolerance	± 4.47	_	± 5.97	%	
t _{pll_lock}	Lock detector detection time	_	_	150 × 10 ⁻⁶ + 1075(1/ f _{pll_ref})	S	11

- Typ. value indicates typical deviation at 25 °C. Max. value indicates maximum deviation from 25 °C to the temperature extreme.
- This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 3. Subject to change after process characterization.
- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

5.4.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

5.4.2.1 Oscillator DC electrical specifications Table 20. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.85		3.6	V	



Table 20. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDOSC}	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 1 MHz	_	200	_	μΑ	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz (RANGE=01)	_	300	_	μΑ	
	• 16 MHz	_	950	_	μΑ	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I _{DDOSC}	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μΑ	
	• 1 MHz	_	300	_	μΑ	
	• 4 MHz	_	400	_	μΑ	
	• 8 MHz (RANGE=01)	_	500	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C _x	EXTAL load capacitance	_	_	_		2, 3
C _y	XTAL load capacitance	_	_	_		2, 3
R _F	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	



CIOCK modules

Table 20. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R_S	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
	1 MHz resonator	_	6.6	_	kΩ	
	2 MHz resonator	_	3.3	_	kΩ	
	4 MHz resonator	_	0	_	kΩ	
	8 MHz resonator	_	0	_	kΩ	
	16 MHz resonator	_	0	_	kΩ	
	20 MHz resonator	_	0	_	kΩ	
	32 MHz resonator	_	0	_	kΩ	
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	

- 1. V_{DD} =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3. C_x , C_y can be provided by using either the integrated capacitors or by using external components.
- 4. When low power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

5.4.2.2 Oscillator frequency specifications Table 21. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f _{osc_hi_1}	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	1	_	8	MHz	



Table 21.	Oscillator free	uency s	pecifications ((continued)
-----------	-----------------	---------	-----------------	-------------

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t _{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	1000	_	ms	1, 2
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	500	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

^{1.} Proper PC board layout procedures must be followed to achieve specifications.

5.4.3 32 kHz Oscillator Electrical Characteristics

This section describes the module electrical characteristics.

5.4.3.1 32 kHz oscillator DC electrical specifications Table 22. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V_{DD}	Supply voltage	1.85	_	3.6	V
R _F	Internal feedback resistor	_	100	_	ΜΩ
C _{para}	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V _{pp} ¹	Peak-to-peak amplitude of oscillation	_	0.6	_	V

^{1.} When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

5.4.3.2 32 kHz oscillator frequency specifications Table 23. 32 kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal	_	32.768	_	kHz	
t _{start}	Crystal start-up time	_	1000	_	ms	1
V _{ec_extal32}	Externally provided input clock amplitude	700	_	V_{BAT}	mV	2, 3

1. Proper PC board layout procedures must be followed to achieve specifications.

MCF51QW256 Microcontroller Data Sheet, Rev. 1, 01/2013.

^{2.} Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.



communication interfaces

- 2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- 3. The parameter specified is a peak-to-peak value and V_{IH} and V_{IL} specifications do not apply. The voltage of the applied clock must be within the range of V_{SS} to V_{BAT}.

5.5 Communication interfaces


5.5.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless noted, input slew rate of 2 ns and 35 pF load on all SPI pins. All timing assumes slew rate control is disabled (PCTLx_SRE[PTSRE]=0, fastest slew rate configuration) and high drive strength is enabled for SPI output pins.

Table 24. SPI master mode timing


Num.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	f _{BUS} /2048	f _{BUS} /2	Hz	f _{BUS} is the bus clock as defined in Table 9.
2	tspsck	SPSCK period	2 x t _{BUS}	2048 x t _{BUS}	ns	t _{BUS} = 1/ f _{BUS}
3	t _{Lead}	Enable lead time	1/2	_	t_{SPSCK}	_
4	t _{Lag}	Enable lag time	1/2	_	t _{SPSCK}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{BUS} - 30	1024 x t _{BUS}	ns	_
6	t _{SU}	Data setup time (inputs)	21	_	ns	_
7	t _{HI}	Data hold time (inputs)	0	_	ns	_
8	t _v	Data valid (after SPSCK edge)	_	25	ns	_
9	t _{HO}	Data hold time (outputs)	0	_	ns	_





- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1. bit order is LSB. bit 1. bit 6. MSB.

Figure 6. SPI master mode timing (CPHA=0)



- 1.If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 7. SPI master mode timing (CPHA=1)

Table 25. SPI slave mode timing

Num.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	0	f _{BUS} /4	Hz	f _{BUS} is the bus clock as defined in Table 9.
2	t _{SPSCK}	SPSCK period	4 x t _{BUS}	_	ns	t _{BUS} = 1/ f _{BUS}

Table continues on the next page...

MCF51QW256 Microcontroller Data Sheet, Rev. 1, 01/2013.

Table 25. SPI slave mode timing (continued)

Num.	Symbol	Description	Min.	Max.	Unit	Comment
3	t _{Lead}	Enable lead time	1	_	t _{BUS}	_
4	t _{Lag}	Enable lag time	1	_	t _{BUS}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{BUS} - 30	_	ns	_
6	t _{SU}	Data setup time (inputs)	19.5	_	ns	_
7	t _{HI}	Data hold time (inputs)	0	_	ns	_
8	t _a	Slave access time	_	t _{BUS}	ns	Time to data active from high- impedance state
9 t _{dis} Slá		Slave MISO disable time	_	t _{BUS}	ns	Hold time to high- impedance state
10	t _v	Data valid (after SPSCK edge)	_	27	ns	_
11	t _{HO}	Data hold time (outputs)	0	_	ns	_




Figure 8. SPI slave mode timing (CPHA=0)






Figure 9. SPI slave mode timing (CPHA=1)

6 Dimensions

6.1 Obtaining package dimensions

Package dimensions are provided in package drawing.

To find a package drawing, go to **freescale.com** and perform a keyword search for the drawing's document number:

Package	Freescale Document Number
44-pin MAPLGA	98ASA00239D

7 Pinout

7.1 Pinout Diagram

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin.

rmout




Figure 10. MCF51QW256 44-pin MAPLGA Pinout Diagram

NOTE

PTD4 is adjacent to EXTAL32 and may inject coupling noise on EXTAL32 when both PTD4 as well as EXTAL32 is being used. So it is highly recommended that PTD4 be only used for the cases where EXTAL32 is not used at all and system relies on internal RC clock or external EXTAL clock.



7.2 Signal Multiplexing and Pin Assignments

44 Mapl Ga	Pin Name	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	EZPORT
1	VDD	VDD	VDD						
2	NC	NC	NC						
3	NC	NC	NC						
4	NC	NC	NC						
5	NC	NC	NC						
6	BKGD/ MS/ PTD4	BKGD/ MS	Disabled	PTD4	BKGD	MS			
7	EXTAL32	EXTAL32	EXTAL32						
8	XTAL32	XTAL32	XTAL32						
9	PTA1/ FTM1_CH0/ IIC1_SCL/ RGPIO1	Disabled	Disabled	PTA1	FTM1_CH0		IIC1_SCL	RGPIO1	
10	PTA2/ FTM1_CH1/ IIC1_SDA/ RGPIO2	Disabled	Disabled	PTA2	FTM1_CH1		IIC1_SDA	RGPIO2	
11	VDD	VDD	VDD						
12	VSS	VSS	VSS						
13	PTA3/ FTM1_CH2/ CLKOUT/ RGPIO3	Disabled	Disabled	PTA3	FTM1_CH2	CLKOUT		RGPIO3	
14	PTA5/ SCI2_CTS_b/ FTM1_CH4/ RGPIO5	Disabled	Disabled	PTA5	SCI2_CTS_b	FTM1_CH4		RGPIO5	
15	PTA6/ RGPIO6/ EZP_DO	Disabled	Disabled	PTA6				RGPIO6	EZP_DO
16	PTA7/ LPT_ALT0/ RGPI07/ EZP_DI	Disabled	Disabled	PTA7	LPT_ALT0			RGPIO7	EZP_DI
17	PTB0/ RGPIO8/ EZP_CLK	Disabled	Disabled	PTB0				RGPIO8	EZP_CLK
18	IRQ0/ PTB1/ EZP_MS_b/ RGPIO9/ EZP_CS_b	IRQ0	IRQ0	PTB1	EZP_MS_b			RGPIO9	EZP_CS_b
19	PTB2/ SCI0_RTS_b/	Disabled	Disabled	PTB2	SCI0_RTS_b	FTM0_CH1	IICO_SCL	RGPIO10	

MCF51QW256 Microcontroller Data Sheet, Rev. 1, 01/2013.



rmout

44 MAPL GA	Pin Name	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	EZPORT
	FTM0_CH1/ IIC0_SCL/ RGPIO10								
20	PTB3/ SCI0_CTS_b/ FTM0_CH0/ IIC0_SDA/ RGPI011	Disabled	Disabled	PTB3	SCI0_CTS_b	FTM0_CH0	IICO_SDA	RGPIO11	
21	PTB4/ SCI2_TX/ SPI2_MOSI/ RGPIO12	Disabled	Disabled	PTB4	SCI2_TX	SPI2_MOSI		RGPI012	
22	VSS	VSS	VSS						
23	VDD	VDD	VDD						
24	PTB5/ SCI2_RX/ SPI2_MISO/ RGPIO13	Disabled	Disabled	PTB5	SCI2_RX	SPI2_MISO		RGPIO13	
25	PTB6/ SPI2_CLK/ RGPIO14	Disabled	Disabled	PTB6		SPI2_CLK		RGPIO14	
26	PTB7/ SCI1_TX/ SPI1_MOSI/ RGPIO15	Disabled	Disabled	PTB7	SCI1_TX	SPI1_MOSI		RGPI015	
27	PTC0/ SPI2_SS	Disabled	Disabled	PTC0		SPI2_SS		Disabled	
28	IRQ3/ PTC1/ FTM1_CH5/ CLKOUT	IRQ3	IRQ3	PTC1	FTM1_CH5	CLKOUT			
29	PTC2/ SCI1_RX/ SPI1_MISO	Disabled	Disabled	PTC2	SCI1_RX	SPI1_MISO			
30	PTC3/ SPI1_CLK/	Disabled	Disabled	PTC3		SPI1_CLK			
31	IRQ1/ PTC4/ SCI1_RTS_b	IRQ1	IRQ1	PTC4	SCI1_RTS_b				
32	IRQ2/ PTC5/ SCI1_CTS_b/ TMR_CLKIN0	IRQ2	IRQ2	PTC5	SCI1_CTS_b	TMR_CLKIN0			
33	VDD	VDD	VDD						
34	VSS	VSS	VSS						
35	NC	NC	NC						
36	RESET_B	RESET_B	RESET_B						
37	EXTAL	EXTAL	EXTAL						
38	XTAL	XTAL	XTAL						





44 Mapl Ga	Pin Name	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	EZPORT
39	PTC7/ SPI1_SS	Disabled	Disabled	PTC7		SPI1_SS			
40	PTD0/ SPI0_SS	Disabled	Disabled	PTD0	SPI0_SS				
41	PTD1/ SCI0_TX/ SPI0_MOSI	Disabled	Disabled	PTD1	SCI0_TX	SPI0_MOSI			
42	PTD2/ SCI0_RX/ SPI0_MISO	Disabled	Disabled	PTD2	SCI0_RX	SPI0_MISO			
43	PTD3/ SPI0_CLK	Disabled	Disabled	PTD3		SPI0_CLK			
44	VSS	VSS	VSS						



How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/salestermsandconditions.

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.

Document Number: MCF51QW256 Rev.1

01/2013

