# SEMICONDUCTOR TECHNICAL DATA

## Advance Information

# 1MB and 2MB Synchronous **Fast Static RAM Module**


The MCM36F8 (1MB) is configured as 256K x 36 bits and the MCM36F9 (2MB) is configured as 512K x 36 bits. Both are packaged in a 144-pin dual-in-line memory module (DIMM). Each module uses Motorola's 3.3 V 256K x 18 bit flowthrough BurstRAMs.

\_Address (A), data inputs (DQ, DP), and all control signals except output enable (G) are clock (K) controlled through positive-edge-triggered noninverting registers.

Write cycles are internally self-timed and initiated by the rising edge of the clock (K) input. This feature provides increased timing flexibility for incoming signals. Synchronous byte write (BWx) and global byte write (WE) allows writes to either individual bytes or to both bytes.

- Single 3.3 V + 10%, 5% Power Supply
- Multiple Clock Pins for Reduced Loading
- All Inputs and Outputs are LVTTL Compatible
- Byte Write and Global Write Capability
- Fast SRAM Access Times: 10 ns
- Berg Connector, Part Number: 61178-31844
- 144-Pin DIMM Module

# MCM36F8 **MCM36F9**




This document contains information on a new product. Specifications and information herein are subject to change without notice.

2/10/98






#### MCM36F8 BLOCK DIAGRAM





#### MCM36F9 BLOCK DIAGRAM





PIN ASSIGNMENT 144-LEAD DIMM TOP VIEW

		-	
VSS A0 A2 A4 VDD NC NC VSS A6 A8 A10 NC VDD A12 A14 A16 VSS BW0 E0 VSS K1 VSS DQ0 VDD DQ2 DQ4 DQ6 VSS	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 55 57 59	2 4 6 8 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60	VSS A1 A3 A5 VDD NC NC VSS A7 A9 A11 NC VDD A13 A15 A17 VSS BW1 G0 VSS K0 VSS DQ1 VDD DQ3 DQ3 DQ7 VSS
VDD DQ8 DQ10 VSS DQ12 DQ14 DP0 NC NC VSS WE NC VDD NC NC VDD NC NC VDD NC NC VSS BW2 E1 VDD DQ16 DQ18 NC NC VSS CVSS DQ20 VSS DQ20 DQ30 DQ30 DP2 VSS	61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143	62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 116 118 110 112 114 116 118 120 122 124 126 138 130 132 134 136 138 140 142 144	VDD DQ9 DQ11 VSS DQ13 DQ15 DP1 NC



#### PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
3, 4, 5, 6, 7, 8, 17, 18, 19, 20, 21, 22, 27, 28, 29, 30, 31, 32	A0 – A17	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
82	ADSP	Input	Synchronous Addresss Status Controller: Initiates read, write, or chip deselect cycle.
39, 40, 103, 104	BW0 – BW3	Input	Synchronous Byte Write Inputs: x refers to the byte being written (byte a, b, c, d). WE overrides BWx.
73, 74, 141, 142	DP0 – DP3		Synchronous Parity Data Inputs/Outputs.
(a) 49, 50, 53, 54, 55, 56, 57, 58, (b) 63, 64, 65, 66, 69, 70, 71, 72 (c) 109, 110, 111, 112, 125, 126, 129, 130 (d) 131, 132, 133, 134, 135, 136, 139, 140	DQ0 – DQ31	I/O	Synchronous Data Inputs/Outputs.
41, 105	E0, E1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — deselects chip when ADSP is asserted.
42, 106	G0, G1	Input	Asynchronous Output Enable Input.
46, 45, 122, 121	K0 – K3	Input	Clock: This signal registers the address, data in, and all control signals except G.
35, 36	PD0, PD1	Output	Presence Detect Bits.
81	WE	Input	Synchronous Global Write: <u>This</u> signal writes all bytes regardless of the status of the BWx signals. If only byte write signals SBx are being used, tie this pin high.
9, 10, 25, 26, 51, 52, 61, 62, 85, 86, 93, 94, 107, 108, 137, 138	V <sub>DD</sub>	Supply	Power Supply: 3.3 V + 10%, – 5%.
1, 2, 15, 16, 33, 34, 37, 38, 43, 44, 47, 48, 59, 60, 67, 68, 79, 80, 101, 102, 119, 120, 123, 124, 127, 128, 143, 144	V <sub>SS</sub>	Supply	Ground.
11, 12, 13, 14, 23, 24, 75, 76, 77, 78, 83, 84, 87, 88, 89, 90, 91, 92, 95, 96, 97, 98, 99, 100, 113, 114, 115, 116, 117, 118	NC	_	No Connection: There is no connection to the chip.



#### TRUTH TABLE (See Notes 1 through 4)

Next Cycle	Address Used	Ex	ADSP	Gx	DQx	WRITE <sup>2, 4</sup>
Deselect	None	1	0	Х	High-Z	Х
Begin Read	External	0	0	0	DQ	Read
Read	Current	Х	1	1	High-Z	Read
Read	Current	Х	1	0	DQ	Read
Begin Write	External	0	0	Х	High-Z	Write
Write	Current	Х	1	Х	High-Z	Write

#### NOTES:

- 1. X = don't care, 1 = logic high, 0 = logic low.
- 2. Write is defined as either any BWx or WE low.
- 3. Gx is an asynchronous signal and is not sampled by the clock K. Gx drives the bus immediately (t<sub>GLQX</sub>) following Gx going low.
- 4. On write cycles that follow read cycles, Gx must be negated prior to the start of the write cycle to ensure proper write data setup times. Gx must also remain negated at the completion of the write cycle to ensure proper write data hold times.

#### ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to VSS = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>DD</sub>	- 0.5 to + 4.6	V
Voltage Relative to VSS	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to V <sub>DD</sub> + 0.5	V
Output Current (per I/O)	l <sub>out</sub>	± 20	mA
Temperature Under Bias	T <sub>bias</sub>	- 10 to + 85	°C
Storage Temperature	T <sub>stg</sub>	– 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High–Z at power up.



#### DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

### **RECOMMENDED OPERATING CONDITIONS** (Voltages Referenced to $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	$V_{DD}$	3.135	3.3	3.6	V
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>DD</sub> + 0.5	V
Input Low Voltage	$V_{IL}$	- 0.5*	_	0.8	V

<sup>\*</sup>  $V_{IL} \ge -2.0 \text{ V for } t \le t_{KHKH}/2.$ 

#### **DC CHARACTERISTICS**

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ V <sub>DD</sub> )	I <sub>lkg(I)</sub>	_	± 1.0	μΑ
Output Leakage Current (0 $V \le V_{in} \le V_{DD}$ )	I <sub>lkg(O)</sub>	_	± 1.0	μΑ
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	V <sub>OL</sub>	_	0.4	V
Output High Voltage (I <sub>OH</sub> = – 4.0 mA)	Voн	2.4	_	V

#### **POWER SUPPLY CURRENTS**

Parameter		Symbol	Min	Max	Unit	Notes
AC Supply Current (Device Selected, All Outputs Open, Cycle Time ≥ t <sub>KHKH</sub> min)	MCM36F8DG10 MCM36F9DG10	I <sub>DDA</sub>		550 860	mA	1, 2, 3
CMOS Standby Supply Current (Deselected, Clock (K) Cycle Time $\geq$ t <sub>KHKH</sub> , All Inputs Toggling at CMOS Levels V <sub>In</sub> $\leq$ V <sub>SS</sub> + 0.2 V or $\geq$ V <sub>DD</sub> – 0.2 V)	MCM36F8DG10 MCM36F9DG10	I <sub>SB1</sub>	_	310 620	mA	
Clock Running Supply Current (Deselected, Clock (K) Cycle Time $\geq$ t <sub>KHKH</sub> , All Other Inputs Held to Static CMOS Levels V <sub>in</sub> $\leq$ V <sub>SS</sub> + 0.2 V or $\geq$ V <sub>DD</sub> - 0.2 V)	MCM36F8DG10 MCM36F9DG10	I <sub>SB2</sub>	I	190 380	mA	4

#### NOTES:

- 1. Reference AC Operating Conditions and Characteristics for input and timing  $(V_{IH}/V_{IL}, t_r/t_f)$ , pulse level 0 to 3.0 V,  $V_{IH} = 3.0 \text{ V}$ ).
- 2. All addresses transition simultaneously low (LSB) and then high (HSB).
- 3. Data states are all zero.
- 4. Device in deselected mode as defined by the Truth Table.

#### **MCM36F8 CAPACITANCE** (f = 1.0 MHz, dV = 3.0 V, $T_A = 0$ to $70^{\circ}$ C, Periodically Sampled Rather Than 100% Tested)

	Parameter	Symbol	Тур	Max	Unit
Input Capacitance	BWx, K Other Inputs	C <sub>in</sub>	_ _	10 15	pF
I/O Capacitance		C <sub>I/O</sub>	_	13	pF

#### MCM36F9 CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 0 to 70 °C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance Addr, ADSP, WE Other Inputs		_ _ _	10 25 15	pF
I/O Capacitance	C <sub>I/O</sub>	_	21	pF



#### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

Input Timing Measurement Reference Level 1.25 V	Output Timing Reference Level 1.25 V
Input Pulse Levels 0 to 2.5 V	Output Load See Figure 1 Unless Otherwise Noted
Input Rise/Fall Time	

#### DATA RAM READ/WRITE CYCLE TIMING (See Notes 1, 2, 3, and 4)

		1	F8 – 10 F9 – 10		
Parameter	Symbol	Min	Max	Unit	Notes
Cycle Time	<sup>t</sup> KHKH	15	_	ns	
Clock Access Time	<sup>t</sup> KHQV	_	10	ns	
Output Enable to Output Valid	tGLQV	_	3.5	ns	
Clock High to Output Active	tKHQX1	0	_	ns	5
Clock High to Output Change	tKHQX2	2	_	ns	5
Output Enable to Output Active	tGLQX	0	_	ns	5
Output Disable to Q High–Z	<sup>t</sup> GHQZ	_	3.5	ns	5, 6
Clock High to Q High-Z	<sup>t</sup> KHQZ	2	3.5	ns	5, 6
Clock High Pulse Width	<sup>t</sup> KHKL	4.5	_	ns	
Clock Low Pulse Width	<sup>t</sup> KLKH	4.5	_	ns	
Setup Times:  Address ADSP Data In Write Chip Enable	tavkh tadkh tdvkh twvkh tevkh	2	_	ns	
Hold Times:  Address ADSP, ADSC, ADV Data In Write Chip Enable	<sup>†</sup> KHAX <sup>†</sup> KHADX <sup>†</sup> KHDX <sup>†</sup> KHWX <sup>†</sup> KHEX	0.5	_	ns	

#### NOTES:

- 1. Write is defined as either any BWx and SW low or WE is low.
- 2. Chip Enable is defined as E0 low, SE2 high, and SE3 low whenever ADSP or ADSC is asserted.
- 3. All read and write cycle timings are referenced from K0 or G0.
- 4. G0 is a don't care after write cycle begins. To prevent bus contention, G0 should be negated prior to start of write cycle.
- 5. This parameter is sampled and not 100% tested.
- 6. Measured at ± 200 mV from steady state.


# OUTPUT $Z_0 = 50 \Omega$ $V_L = 1.25 V$

#### **TIMING LIMITS**


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

Figure 1. AC Test Load





#### UNLOADED RISE AND FALL TIME MEASUREMENT





#### NOTES:


- 1. Input waveform has a slew rate of 1 V/ns.
- 2. Rise time is measured from 0.5 to 2.0 V unloaded.
- 3. Fall time is measured from 2.0 to 0.5 V unloaded.

Figure 2. Unloaded Rise and Fall Time Characterization

PULL-UP					
VOLTAGE (V)	I (mA) MIN	I (mA) MAX			
- 0.5	- 50	- 150			
0	- 50	- 150			
1.4	- 50	- 150			
1.65	- 46	- 130			
2.0	- 35	- 101			
3.135	0	- 25			








(b) Pull-Down


Figure 3. Output Buffer Characteristics



#### **READ/WRITE CYCLES**



# ORDERING INFORMATION (Order by Full Part Number)




Full Part Numbers — MCM36F8DG10 MCM36F9DG10



#### PACKAGE DIMENSIONS

144-LEAD DIMM CASE 1154-01



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 Motorola Fax Back System - US & Canada ONLY 1-800-774-1848

– http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141,

Mfax is a trademark of Motorola, Inc.

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

4-32-1 Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488

**CUSTOMER FOCUS CENTER:** 1-800-521-6274

